A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits

Authors:
K. T. Gardiner;A. Yakovlev;A. Bystrov
Affiliations:
University of Newcastle upon Tyne, UK;University of Newcastle upon Tyne, UK;University of Newcastle upon Tyne, UK
Venue:
IOLTS '07 Proceedings of the 13th IEEE International On-Line Testing Symposium
Year:
2007

Citing 0
Cited 2

Design of asynchronous circuits for high soft error tolerance in deep submicrometer CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Designing robust threshold gates against soft errors

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

A technique of constructing dual-rail Muller pipelines tolerant to transient faults is proposed. The pipeline datapath is either an NCL-D or NCL-X circuit. A dedicated controller implements the error recovery protocol, which significantly improves fault tolerance with respect to the earlier Rail Synchronization method. A case study featuring transient fault simulation is presented.