Automatic analog IC layout generation based on a evolutionary computation approach

  • Authors:

  • Nuno C. Lourenço;Nuno C. Horta

  • Affiliations:

  • Instituto de Telecomunicações, Lisbon, Portugal;Instituto de Telecomunicações, Lisbon, Portugal

  • Venue:
  • Proceedings of the 9th annual conference on Genetic and evolutionary computation
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes an innovative analog IC layout generation approach based on evolutionary computation techniques.