Frequency spectrum based low-area low-power parallel FIR filter design

Authors:
Jin-Gyun Chung;Keshab K. Parhi
Affiliations:
Division of Electronic and Information Engineering, Chonbuk National University, Chonju, Korea;Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN
Venue:
EURASIP Journal on Applied Signal Processing
Year:
2002

Citing 3
Cited 1

Low-Area/Power Parallel FIR Digital Filter Implementations

Journal of VLSI Signal Processing Systems
Low-power arithmetic for the processing of video signals

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power adaptive filter architectures and their application to51.84 Mb/s ATM-LAN

IEEE Transactions on Signal Processing

An adaptive symbol-spaced equalizer to compensate analog imperfections

Digital Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Parallel (or block) FIR digital filters can be used either for high-speed or low-power (with reduced supply voltage) applications. Traditional parallel filter implementations cause linear increase in the hardware cost with respect to the block size. Recently, an efficient parallel FIR filter implementation technique requiring a less-than linear increase in the hardware cost was proposed. This paper makes two contributions. First, the filter spectrum characteristics are exploited to select the best fast filter structures. Second, a novel block filter quantization algorithm is introduced. Using filter benchmarks, it is shown that the use of the appropriate fast FIR filter structures and the proposed quantization scheme can result in reduction in the number of binary adders up to 20%.