FPGA-based communications receivers for smart antenna array embedded systems

Authors:
Constantin Siriteanu;Steven D. Blostein;James Millar
Affiliations:
Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada and Communications Signal Processing Laboratory, Department of Electrical and Computer Engineering, Hany ...;Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada;CMC Microsystems, Kingston, ON, Canada
Venue:
EURASIP Journal on Embedded Systems
Year:
2006

Citing 10
Cited 1

Energy-efficient design of battery-powered embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Wireless Communications: Principles and Practice

Wireless Communications: Principles and Practice
Microwave Mobile Communications

Microwave Mobile Communications
Embedded Computation of Maximum-Likelihood Phylogeny Inference Using Platform FPGA

CSB '04 Proceedings of the 2004 IEEE Computational Systems Bioinformatics Conference
Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture

IEEE Transactions on Computers
A FPGA-based Viterbi algorithm implementation for speech recognition systems

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Gigaop DSP on FPGA

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Reduced dimension space-time processing for multi-antenna wireless systems

IEEE Wireless Communications
Maximal-Ratio Eigen-Combining for Smarter Antenna Arrays

IEEE Transactions on Wireless Communications
Experimental analysis of the joint statistical properties of azimuth spread, delay spread, and shadow fading

IEEE Journal on Selected Areas in Communications

FPGA implementation of an amplitude-modulated continuous-wave ultrasonic ranger using restructured phase-locking scheme

VLSI Design - Special issue on selected papers from the midwest symposium on circuits and systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Field-programmable gate arrays (FPGAs) are drawing ever increasing interest from designers of embedded wireless communications systems. They outpace digital signal processors (DSPs), through hardware execution of a wide range of parallelizable communications transceiver algorithms, at a fraction of the design and implementation effort and cost required for application-specific integrated circuits (ASICs). In our study, we employ an Altera Stratix FPGA development board, along with the DSP Builder software tool which acts as a high-level interface to the powerful Quartus II environment. We compare single- and multibranch FPGA-based receiver designs in terms of error rate performance and power consumption. We exploit FPGA operational flexibility and algorithm parallelism to design eigenmode-monitoring receivers that can adapt to variations in wireless channel statistics, for high-performing, inexpensive, smart antenna array embedded systems.