A configurable fractionally-spaced blind adaptive equalizer for QAM demodulators

Authors:
Kevin Banović;Mohammed A. S. Khalid;Esam Abdel-Raheem
Affiliations:
Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, ON N9B 3P4, Canada;Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, ON N9B 3P4, Canada;Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, ON N9B 3P4, Canada
Venue:
Digital Signal Processing
Year:
2007

Citing 6
Cited 1

Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Hybrid Methods for Blind Adaptive Equalization: New Results and Comparisons

ISCC '05 Proceedings of the 10th IEEE Symposium on Computers and Communications
A high performance QAM receiver for digital cable TV with integrated A/D and FEC decoder

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
An area effective 1-chip QAM LSI for digital CATV

IEEE Transactions on Consumer Electronics
Blind equalization for broadband access

IEEE Communications Magazine
The multimodulus blind equalization and its generalized algorithms

IEEE Journal on Selected Areas in Communications

Design and implementation of a blind adaptive equalizer using Frequency Domain Square Contour Algorithm

Digital Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses the design and field programmable gate array (FPGA) implementation of a configurable 18-tap fractionally-spaced blind adaptive equalizer intellectual property (IP) core for quadrature amplitude modulation (QAM) signals. The design can be configured to implement the constant modulus algorithm (CMA), multimodulus algorithm (MMA), radius-adjusted modified-multimodulus algorithm (RMMA), and radius-adjusted multimodulus decision-directed algorithm (RMDA), while it can achieve channel equalization for square QAM signals up to 256-QAM. The input samples to the equalizer tapped delay line are sampled at twice the symbol rate, while the equalizer output and tap coefficients are updated at the symbol rate. This is exploited by the equalizer tap and update modules of the design, which utilize the same hardware to implement two consecutive equalizer taps per module. The IP core is implemented for the Altera Stratix II EP2S130F780C4 FPGA and targets cable demodulators. The implementation operates at a maximum symbol frequency of 8.055 MBaud, which is comparable to recent QAM equalizer designs for cable modems.