On network-on-chip comparison

Authors:
Erno Salminen;Ari Kulmala;Timo D. Hamalainen
Affiliations:
Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland;Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland;Tampere University of Technology, P.O. Box 553, FIN-33101 Tampere, Finland
Venue:
DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Year:
2007

Citing 0
Cited 6

Hierarchical Network-on-Chip for Embedded Many-Core Architectures

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core SoCs

Microprocessors & Microsystems
An analytical method for evaluating network-on-chip performance

Proceedings of the Conference on Design, Automation and Test in Europe
Spidergon STNoC design flow

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces

Proceedings of the 49th Annual Design Automation Conference
Semi-serial on-chip link implementation for energy efficiency and high throughput

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the state-of-the-art in the field of network-on-chip (NoC) benchmarking and comparison. The study identifies the mainstream approaches, how NoCs are currently evaluated, and shows which aspects have been covered and those needing more research effort. No single article can cover all the aspects, and therefore, possibility to compare results from various sources must be ensured by proper scientific reporting. Basic guidelines for achieving that are given.