Two Designs of a Fault-Tolerant Clocking System

Authors:
J. L. W. Kessels
Affiliations:
Philips Research Laboratories
Venue:
IEEE Transactions on Computers
Year:
1984

Citing 3
Cited 3

Reaching Agreement in the Presence of Faults

Journal of the ACM (JACM)
Guarded commands, nondeterminacy and formal derivation of programs

Communications of the ACM
Synchronization and Matching in Redundant Systems

IEEE Transactions on Computers

Clock synchronization of a large multiprocessor system in the presence of malicious faults

IEEE Transactions on Computers
Distributed synchronous clocking

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Fault-Tolerant Clock Synchronization for Distributed Systems Using Continuous Synchronization Messages

FTCS '95 Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing

Quantified Score

Hi-index	14.98

Visualization

Abstract

Two designs of a fault-tolerant clocking system are described: a time-discrete design based on autonomous oscillators and a time-continuous design based on voltage-controlled oscillators. In both designs the system consists of a number of identical modules producing as many mutually synchronous binary clock signals. The system is fault-tolerant in that if at most f modules fail, the remaining modules continue to produce synchronous clock signals. The minimum configuration, i.e., the minimum number of modules that guarantees a fault-tolerant operation, is either 3f + 1 or 2f + 1, depending on both the design chosen (time-discrete or time-continuous) and the assumed fault model.