Hardware implementation of a novel genetic algorithm

Authors:
Z. Zhu;D. J. Mulvaney;V. A. Chouliaras
Affiliations:
Department of Electronic and Electrical Engineering, Loughborough University, LE11 3TU, UK;Department of Electronic and Electrical Engineering, Loughborough University, LE11 3TU, UK;Department of Electronic and Electrical Engineering, Loughborough University, LE11 3TU, UK
Venue:
Neurocomputing
Year:
2007

Citing 8
Cited 2

HGA: a hardware-based genetic algorithm

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Genetic algorithm accelerator GAA-II

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Efficient and Accurate Parallel Genetic Algorithms

Efficient and Accurate Parallel Genetic Algorithms
Video sequence segmentation using genetic algorithms

Pattern Recognition Letters
Using Genetic Algorithms to Solve NP-Complete Problems

Proceedings of the 3rd International Conference on Genetic Algorithms
HereBoy: A Fast Evolutionary Algorithm

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Parallel Genetic Algorithms for Third Generation Mobile Network Planning

PARELEC '04 Proceedings of the international conference on Parallel Computing in Electrical Engineering
Evolutionary programming made faster

IEEE Transactions on Evolutionary Computation

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper introduces a novel genetic algorithm whose features have been purposely designed to be suited to hardware implementation. This is distinct from previous hardware designs that have been realized directly from conventional genetic algorithm approaches. To be suitable for hardware implementation, we propose that a genetic algorithm should attempt to both minimize final layout dimensions and reduce execution time while remaining a valid implementation. Consequently, the new genetic algorithm specifically aims to keep the requisite silicon area to a minimum by incorporating a monogenetic strategy that retains only the optimal individual, resulting in a dramatic reduction in the memory requirement and obviating the need for crossover circuitry. The results given in this paper demonstrate that new approach improves on a number of existing hardware genetic algorithm implementations in terms of the quality of the solution produced, the calculation time and the hardware component requirements.