A study of data interlock in computational networks for sparse matrix multiplication
IEEE Transactions on Computers
Implementation of Givens QR-Decomposition in FPGA
PPAM '01 Proceedings of the th International Conference on Parallel Processing and Applied Mathematics-Revised Papers
A CORDIC Arctangent FPGA Implementation for a High-Speed 3D-Camera System
FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
VLSI Array Design Under Constraint of Limited I/O Bandwidth
IEEE Transactions on Computers
Microelectronic architectures and devices for signal and symbol processing
Integration, the VLSI Journal
Parallel pivoting algorithms for sparse symmetric matrices
Parallel Computing
Performance analysis of an autocorrelation based frequency tracker for LFM and QFM signals
ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing
CORDIC architectures: a survey
VLSI Design
| Hi-index | 4.11 |
First Page of the Article