An efficient specification for model checking using check-points extraction method

Authors:
Chikatoshi Yamada;Yasunori Nagata
Affiliations:
Okinawa National College of Tech., Dept. of Inf. Comm. Syst. Eng., Nago, Okinawa, Japan;Univ. of the Ryukyus, Dept. of Electrical & Electronics Eng., Okinawa, Japan
Venue:
ACS'07 Proceedings of the 7th Conference on 7th WSEAS International Conference on Applied Computer Science - Volume 7
Year:
2007

Citing 6
Cited 0

Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems

Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems
Symbolic Model Checking

Symbolic Model Checking
Hardware Design and Petri Nets

Hardware Design and Petri Nets
Spin model checker, the: primer and reference manual

Spin model checker, the: primer and reference manual
Systems and Software Verification: Model-Checking Techniques and Tools

Systems and Software Verification: Model-Checking Techniques and Tools
Direct synthesis of timed circuits from free-choice STGs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In design of complex systems, embedded systems, and other critical systems, model checking, explores a finite state space to determine whether or not a given property holds, has played an important role. However, it is inefficiency to verify the entire systems. This article considers the case where designers of systems can extract check-points easily in model checking of formal verification. Moreover, we demonstrate some verification results by SPIN and NuSMV model checking tools.