Timing-power optimization for mixed-radix ling adders by integer linear programming

Authors:
Yi Zhu;Jianhua Liu;Haikun Zhu;Chung-Kuan Cheng
Affiliations:
University of California, San Diego, La Jolla, CA;University of California, San Diego, La Jolla, CA;University of California, San Diego, La Jolla, CA;University of California, San Diego, La Jolla, CA
Venue:
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Year:
2008

Citing 4
Cited 0

High-Speed Parallel-Prefix VLSI Ling Adders

IEEE Transactions on Computers
Constructing zero-deficiency parallel prefix adder of minimum depth

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A Regular Layout for Parallel Adders

IEEE Transactions on Computers
Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper optimizes timing and power consumption of mixed-radix Ling adders with the physical area constraints using an integer linear programming formulation. Each cell in the prefix network is flexible to have different radix and size, and Ling carries are incorporated. Optimal solutions are obtained by solving the proposed formulation. The experiments show that the produced optimal structures have a large power saving compared with traditional designs. The ASIC implementation results are superior to those produced by Synopsys Module Compiler.