A hardware accelerator for controlling access to multiple-unit resources in safety/time-critical systems

Authors:
Philippe Marchand;Purnendu Sinha
Affiliations:
Department of National Defense, Ottawa, Canada.;Philips Research India Bangalore, India
Venue:
International Journal of Information and Communication Technology
Year:
2007

Citing 6
Cited 0

An Efficient Deadlock Avoidance Technique

IEEE Transactions on Computers
A novel parallel deadlock detection algorithm and architecture

Proceedings of the ninth international symposium on Hardware/software codesign
MicroC/OS-II: the real-time kernel

MicroC/OS-II: the real-time kernel
Priority Inheritance Protocols: An Approach to Real-Time Synchronization

IEEE Transactions on Computers
Hardware support for real-time operating systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Hardware Support for Priority Inheritance

RTSS '03 Proceedings of the 24th IEEE International Real-Time Systems Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

In multitasking, priority-driven systems, resource access-control protocols such as Priority Ceiling Protocol (PCP) reduce the undesirable effects of resource contention. In general, software implementation of these protocols entails costly computations that can degrade the system performance to unacceptable levels. In this paper, we present the design for a hardware accelerator to execute the PCP functionality for controlling access to multiple-unit resources and illustrate that the proposed implementation accelerates the execution time by a factor of up to 30.