Energy saving for memory with loop scheduling and prefetching

Authors:
Meikang Qiu;Jiande Wu
Affiliations:
University of New Orleans, New Orleans, LA, USA;University of New Orleans, New Orleans, LA, USA
Venue:
Proceedings of the 18th ACM Great Lakes symposium on VLSI
Year:
2008

Citing 5
Cited 0

Scheduling of uniform multidimensional systems under resource constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimizing Overall Loop Schedules Using Prefetching and Partitioning

IEEE Transactions on Parallel and Distributed Systems
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Energy-aware variable partitioning and instruction scheduling for multibank memory architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP

Journal of VLSI Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many high-performance DSP processors employ multi-module on-chip memory to improve performance and power consumption. This architectural feature supports higher memory bandwidth by allowing multiple data memory accesses to be executed in parallel. However, making effective use of multiple memory modules remains difficult, considering the combined effect of performance and power requirement. This paper studies the scheduling and assignment problem that minimizes the total energy while satisfying erformance for applications with loops. An algorithm, LSAMEM (Loop Scheduling and Assignment to Minimize Energy for Memory), is proposed. The algorithm attempts to maximum energy saving while satisfying timing constraint with guaranteed probability. The experimental results show that the average improvement on energy-saving is significant by using LSAMEM.