Energy-aware variable partitioning and instruction scheduling for multibank memory architectures

Authors:
Zhong Wang;Xiaobo Sharon Hu
Affiliations:
University of Notre Dame, Notre Dame, IN;University of Notre Dame, Notre Dame, IN
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2005

Citing 15
Cited 16

Exploiting dual data-memory banks in digital signal processors

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Low-power task scheduling for multiple devices

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Simultaneous reference allocation in code generation for dual data memory bank ASIPs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Minimizing the required memory bandwidth in VLSI system realizations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A recursive algorithm for low-power memory partitioning

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Optimized address assignment for DSPs with SIMD memory accesses

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
The very portable optimizer for digital signal processors

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Hardware and Software Techniques for Controlling DRAM Power Modes

IEEE Transactions on Computers
Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Automatic data migration for reducing energy consumption in multi-bank memory systems

Proceedings of the 39th annual Design Automation Conference
Scheduler-based DRAM energy management

Proceedings of the 39th annual Design Automation Conference
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties

Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties
Variable partitioning for dual memory bank DSPs

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Polynomial algorithm for the k-cut problem

SFCS '88 Proceedings of the 29th Annual Symposium on Foundations of Computer Science

Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP

Journal of Parallel and Distributed Computing
Energy saving for memory with loop scheduling and prefetching

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Loop scheduling and bank type assignment for heterogeneous multi-bank memory

Journal of Parallel and Distributed Computing
ILP optimal scheduling for multi-module memory

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Compiler-assisted leakage-aware loop scheduling for embedded VLIW DSP processors

Journal of Systems and Software
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
An array allocation scheme for energy reduction in partitioned memory architectures

CC'07 Proceedings of the 16th international conference on Compiler construction
Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Variable assignment and instruction scheduling for processor with multi-module memory

Microprocessors & Microsystems
Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory

Proceedings of the 48th Design Automation Conference
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Journal of Combinatorial Optimization
Feedback-Based global instruction scheduling for GPGPU applications

ICCSA'12 Proceedings of the 12th international conference on Computational Science and Its Applications - Volume Part I
A survey of architectural techniques for DRAM power management

International Journal of High Performance Systems Architecture
Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures

ACM Transactions on Embedded Computing Systems (TECS)
Energy-efficient multithreading for a hierarchical heterogeneous multicore through locality-cognizant thread generation

Journal of Parallel and Distributed Computing
Minimizing code size via page selection optimization on partitioned memory architectures

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures presents a great challenge to compiler design. In this article, we present an approach for variable partitioning and instruction scheduling to maximally exploit the benefits provided by such architectures. Our approach is built on a novel graph model which strives to capture both performance and power demands. We propose an algorithm to iteratively find the variable partition such that the maximum energy saving is achieved while satisfying the given performance constraint. Experimental results demonstrate the effectiveness of our approach.