Variable assignment and instruction scheduling for processor with multi-module memory

Authors:
Lei Zhang;Meikang Qiu;Edwin H. -M. Sha;Qingfeng Zhuge
Affiliations:
School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu, Sichuan 611731, China;Department of Electrical and Computer Engineering, University of Kentucky, Lexington, KY 40506, USA;School of Computer and Communication, Hunan University, Changsha, Hunan 410082, China and Department of Computer Science, University of Texas at Dallas, Richardson, TX 75083, USA;School of Computer and Communication, Hunan University, Changsha, Hunan 410082, China
Venue:
Microprocessors & Microsystems
Year:
2011

Citing 27
Cited 0

Exploiting dual data-memory banks in digital signal processors

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Variable neighborhood search

Computers and Operations Research
Simultaneous reference allocation in code generation for dual data memory bank ASIPs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Minimizing the required memory bandwidth in VLSI system realizations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimal instruction scheduling using integer programming

PLDI '00 Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation
Energy-oriented compiler optimizations for partitioned memory architectures

CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
Optimized address assignment for DSPs with SIMD memory accesses

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Power aware page allocation

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
ILP-based Instruction Scheduling for IA-64

OM '01 Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems
Hardware and Software Techniques for Controlling DRAM Power Modes

IEEE Transactions on Computers
Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Automatic data migration for reducing energy consumption in multi-bank memory systems

Proceedings of the 39th annual Design Automation Conference
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Instruction Scheduling for Low Power

Journal of VLSI Signal Processing Systems
Energy-aware variable partitioning and instruction scheduling for multibank memory architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Power reduction techniques for microprocessor systems

ACM Computing Surveys (CSUR)
Minimizing energy consumption of banked memories using data recomputation

Proceedings of the 2006 international symposium on Low power electronics and design
Exploration of distributed shared memory architectures for NoC-based multiprocessors

Journal of Systems Architecture: the EUROMICRO Journal
Variable partitioning for dual memory bank DSPs

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems

Proceedings of the conference on Design, automation and test in Europe
Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Loop scheduling and bank type assignment for heterogeneous multi-bank memory

Journal of Parallel and Distributed Computing
An array allocation scheme for energy reduction in partitioned memory architectures

CC'07 Proceedings of the 16th international conference on Compiler construction
Efficient variable partitioning and scheduling for DSP processors with multiple memory modules

IEEE Transactions on Signal Processing
A formal approach to the scheduling problem in high level synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-module memory has been employed in high-end digital signal processing system (DSP). It provides high memory bandwidth and low power operating mode for energy savings. However, making full use of these architectural features is a challenging problem for code optimization. In this paper, we propose an integer linear programming (ILP) model to optimize the performance and energy consumption of multi-module memories by solving variable assignment, instruction scheduling and operating mode setting problems simultaneously. The combined effect of performance and energy saving requirements has been considered as well. Specially, we develop two optimization techniques to improve the computation efficiency of our ILP model. The experimental results show that the optimal performance and energy solution can be achieved within a reasonable amount of time.