A retargetable compiler for ANSI C
ACM SIGPLAN Notices
Optimal Code Generation for Expression Trees
Journal of the ACM (JACM)
Code Generation for Embedded Processors
Code Generation for Embedded Processors
Machine Descriptions to Build Tools for Embedded Systems
LCTES '98 Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems
Target-specific Global Code Improvement: Principles and Applications
Target-specific Global Code Improvement: Principles and Applications
Code optimization libraries for retargetable compilation for embedded digital signal processors
Code optimization libraries for retargetable compilation for embedded digital signal processors
Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Experience with a retargetable compiler for a commercial network processor
CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Embedded Tools for a Configurable and Customizable DSP Architecture
IEEE Design & Test
Fast memory bank assignment for fixed-point digital signal processors
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Automatic generation of peephole optimizations
ACM SIGPLAN Notices - Best of PLDI 1979-1999
A retargetable register allocation framework for embedded processors
Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Code optimizations for a VLIW-style network processing unit
Software—Practice & Experience
Energy-aware variable partitioning and instruction scheduling for multibank memory architectures
ACM Transactions on Design Automation of Electronic Systems (TODAES)
| Hi-index | 0.00 |
Although retargetability has been a major design concern for many compilers, retargetability is a vitally important issue for Digital Signal Processors(DSPs) because the architectural variations of DSPs are much wider than those of General-Purpose Processors (GPPs). This paper describes our preliminary study on a retargetable code generator, called the Very Portable Optimizer (VPO), that has been recently engineered to target DSPs. The compiler was originally implemented to target GPPs, but thanks to its novel intermediate representation designed to support retargetability, it has been successfully retargeted to a commercial DSP within a relatively short period of time. This retargetable compiler study is at its early stage, so the code quality is still amenable to further improvement. However, our recent enhancements to VPO helped us to achieve quite encouraging results when being compared with a production-quality, highly-customized, compiler.