A retargetable register allocation framework for embedded processors

Authors:
Jean-Marc Daveau;Thomas Thery;Thierry Lepley;Miguel Santana
Affiliations:
STMicroelectronics, Crolles cedex, France;STMicroelectronics, Crolles cedex, France;STMicroelectronics, Crolles cedex, France;STMicroelectronics, Crolles cedex, France
Venue:
Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Year:
2004

Citing 13
Cited 5

Coloring heuristics for register allocation

PLDI '89 Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation
Register allocation via hierarchical graph coloring

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Coloring register pairs

ACM Letters on Programming Languages and Systems (LOPLAS)
Register allocation via graph coloring

Register allocation via graph coloring
Iterated register coalescing

ACM Transactions on Programming Languages and Systems (TOPLAS)
Spill code minimization via interference region spilling

Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation
Precise register allocation for irregular architectures

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Fusion-based register allocation

ACM Transactions on Programming Languages and Systems (TOPLAS)
The very portable optimizer for digital signal processors

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors

EMSOFT '02 Proceedings of the Second International Conference on Embedded Software
Live Range Splitting in a Graph Coloring Register Allocator

CC '98 Proceedings of the 7th International Conference on Compiler Construction
Register allocation & spilling via graph coloring

SIGPLAN '82 Proceedings of the 1982 SIGPLAN symposium on Compiler construction
TDL: a hardware description language for retargetable postpass optimizations and analyses

Proceedings of the 2nd international conference on Generative programming and component engineering

An effective and efficient code generation algorithm for uniform loops on non-orthogonal DSP architecture

Journal of Systems and Software
Optimistic coalescing for heterogeneous register architectures

Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
An Efficient Code Generation Algorithm for Non-orthogonal DSP Architecture

Journal of VLSI Signal Processing Systems
A fully-non-transparent approach to the code location problem

SCOPES '08 Proceedings of the 11th international workshop on Software & compilers for embedded systems
Register coalescing techniques for heterogeneous register architecture with copy sifting

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the FlexCC2 register allocation framework. FlexCC2 is an optimizing retargetable C compiler for embedded processors, and in particular for DSP processors. Embedded processors often contain features such as irregular and constrained register sets that complicate register allocation, making traditional methods inefficient. In this paper, we present a register allocation framework specifically tailored for embedded processor specificities. This framework has been integrated in the FlexCC2 production compiler and is used by FlexCC2 customers.