Embedded Tools for a Configurable and Customizable DSP Architecture

Authors:
Clifford Liem;Francois Breant;Sarveta Jadhav;Ray O'Farrell;Ray Ryan;Oz Levia
Affiliations:
-;-;-;-;-;-
Venue:
IEEE Design & Test
Year:
2002

Citing 7
Cited 0

Register assignment through resource classification for ASIP microcode generation

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Transformational partitioning for co-design of multiprocessor systems

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
The very portable optimizer for digital signal processors

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Retargetable Compilers for Embedded Core Processors: Methods and Experience in Industrial Applications

Retargetable Compilers for Embedded Core Processors: Methods and Experience in Industrial Applications
Code Generation for Embedded Processors

Code Generation for Embedded Processors
Hardware/Software CO-Design: Principles and Practice

Hardware/Software CO-Design: Principles and Practice
ReCode: the design and re-design of the instruction codes for embedded instruction-set processors

EDTC '97 Proceedings of the 1997 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

This embedded tool suite lets users make architectural changes to a programmable DSP core on three levels and supports designer-defined instructions and computation units. The entire system is based on configurability through a file-based resource description that drives all the design tools.