Logic-Based Distributed Routing for NoCs

Authors:
Jose Flich;Jose Duato
Affiliations:
-;-
Venue:
IEEE Computer Architecture Letters
Year:
2008

Citing 0
Cited 8

A general mathematical performance model for wormhole-switched irregular networks

Cluster Computing
A general methodology for direction-based irregular routing algorithms

Journal of Parallel and Distributed Computing
ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip

Proceedings of the 47th Design Automation Conference
Performance modeling of Cartesian product networks

Journal of Parallel and Distributed Computing
Virtualizing network-on-chip resources in chip-multiprocessors

Microprocessors & Microsystems
Network-on-Chip virtualization in Chip-Multiprocessor Systems

Journal of Systems Architecture: the EUROMICRO Journal
A first effort for a distributed segment-based approach on self-assembled nano networks

Proceedings of the Sixth International Workshop on Network on Chip Architectures
Power and Latency Optimized Deadlock-Free Routing Algorithm on Irregular 2D Mesh NoC using LBDRe

International Journal of Embedded and Real-Time Communication Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like power consumption, area, and ultra low latencies. Although 2D meshes are usually proposed for NoCs, heterogeneous cores, manufacturing defects, hard failures, and chip virtualization may lead to irregular topologies. In this context, efficient routing becomes a challenge. Although switches can be easily configured to support most routing algorithms and topologies by using routing tables, this solution does not scale in terms of latency and area. We propose a new circuit that removes the need for using routing tables. The new mechanism, referred to as Logic-Based Distributed Routing (LBDR), enables the implementation in NoCs of many routing algorithms for most of the practical topologies we might find in the near future in a multicore chip. From an initial topology and routing algorithm, a set of three bits per switch output port is computed. By using a small logic block, LBDR mimics (demonstrated by evaluation) the behavior of routing algorithms implemented with routing tables. This result is achieved both in regular and irregular topologies. Therefore, LBDR removes the need for using routing tables for distributed routing, thus enabling flexible, fast and power-efficient routing in NoCs.