An 8x8 run-time reconfigurable FPGA embedded in a SoC

Authors:
Sumanta Chaudhuri;Sylvain Guilley;Florent Flament;Philippe Hoogvorst;Jean-Luc Danger
Affiliations:
GET-ENST, Paris, France;GET-ENST, Paris, France;GET-ENST, Paris, France;GET-ENST, Paris, France;GET-ENST, Paris, France
Venue:
Proceedings of the 45th annual Design Automation Conference
Year:
2008

Citing 4
Cited 1

Architecture and CAD for Deep-Submicron FPGAs

Architecture and CAD for Deep-Submicron FPGAs
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Architectures and algorithms for field-programmable gate arrays with embedded memory

Architectures and algorithms for field-programmable gate arrays with embedded memory
Design, layout and verification of an FPGA using automated tools

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays

Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming Applications

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents a RTR FPGA embedded in a System on Chip fabricated in 130nm CMOS process. Various aspects of the design flow, from automation to floor-planning are discussed. We explain the measures taken in the FPGA design to guarantee RTR functionality free of electrical conflicts, and we present a flow based on Altera synthesis tools to implement IPs(Hardware Blocks) in this FPGA. We demonstrate the full functionality with experiments on the FPGA, and as conclusion we highlight the limitations and future research directions.