Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques

Authors:
Ya-shuai Lü;Li Shen;Li-bo Huang;Zhi-ying Wang;Nong Xiao
Affiliations:
National University of Defense Technology, Changsha, Hunan, China;National University of Defense Technology, Changsha, Hunan, China;National University of Defense Technology, Changsha, Hunan, China;National University of Defense Technology, Changsha, Hunan, China;National University of Defense Technology, Changsha, Hunan, China
Venue:
Proceedings of the 45th annual Design Automation Conference
Year:
2008

Citing 7
Cited 2

Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
Processor Acceleration Through Automated Instruction Set Customization

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Characterizing embedded applications for instruction-set extensible processors

Proceedings of the 41st annual Design Automation Conference
Automated Custom Instruction Generation for Domain-Specific Processor Acceleration

IEEE Transactions on Computers
Scalable subgraph mapping for acyclic computation accelerators

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Polynomial-time subgraph enumeration for automated instruction set extension

Proceedings of the conference on Design, automation and test in Europe
Fast Identification of Custom Instructions for Extensible Processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Dynamically utilizing computation accelerators for extensible processors in a software approach

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Extended Instruction Exploration for Multiple-Issue Architectures

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Compared with single-issue general purpose processors (GPPs), extensible multi-issue/VLIW processors can exploit instruction-level parallelism, which are more suitable for computation intensive tasks. Moreover, they offer the ability of customizing computation accelerators for an application domain. In this paper, we present an automated methodology that customizes computation accelerators for the multi-issue/VLIW extensible processors, where several techniques are also proposed to optimize the design of an accelerator.