Automatic application-specific instruction-set extensions under microarchitectural constraints

Authors:
Kubilay Atasu;Laura Pozzi;Paolo Ienne
Affiliations:
Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland;Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland;Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland
Venue:
Proceedings of the 40th annual Design Automation Conference
Year:
2003

Citing 14
Cited 125

A high-performance microarchitecture with hardware-programmable functional units

MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
Instruction set definition and instruction selection for ASIPs

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Synthesis of Application Specific Instructions for Embedded DSP Software

IEEE Transactions on Computers
A DAG-based design approach for reconfigurable VLIW processors

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Lx: a technology platform for customizable VLIW embedded processing

Proceedings of the 27th annual international symposium on Computer architecture
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
Hardware/software instruction set configurability for system-on-chip processors

Proceedings of the 38th annual Design Automation Conference
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

Proceedings of the tenth international symposium on Hardware/software codesign
ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Automatic design of computer instruction sets

Automatic design of computer instruction sets
Synthesis of application specific instruction sets

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Automatic generation of application specific processors

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Processor Acceleration Through Automated Instruction Set Customization

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Application-specific instruction generation for configurable processor architectures

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
MINCE: Matching INstructions Using Combinational Equivalence for Extensible Processor

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Area-efficient instruction set synthesis for reconfigurable system-on-chip designs

Proceedings of the 41st annual Design Automation Conference
Characterizing embedded applications for instruction-set extensible processors

Proceedings of the 41st annual Design Automation Conference
Introduction of local memory elements in instruction set extensions

Proceedings of the 41st annual Design Automation Conference
Feedback driven instruction-set extension

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Automatic design of application specific instruction set extensions through dataflow graph exploration

International Journal of Parallel Programming - Special issue: Workshop on application specific processors (WASP)
A Scalable Application-Specific Processor Synthesis Methodology

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Scalable custom instructions identification for instruction-set extensible processors

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Adding Limited Reconfigurability to Superscalar Processors

Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques
Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Instruction set extension with shadow registers for configurable processors

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Fine-grained application source code profiling for ASIP design

Proceedings of the 42nd annual Design Automation Conference
An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors

Proceedings of the 32nd annual international symposium on Computer Architecture
Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions

IEEE Transactions on Computers
Automated Custom Instruction Generation for Domain-Specific Processor Acceleration

IEEE Transactions on Computers
Satisfying real-time constraints with custom instructions

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
An integer linear programming approach for identifying instruction-set extensions

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Designing real-time H.264 decoders with dataflow architectures

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Exploiting pipelining to relax register-file port constraints of instruction-set extensions

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Exploring the design space of LUT-based transparent accelerators

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
A quantitative study and estimation models for extensible instructions in embedded processors

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Customized SIMD unit synthesis for system on programmable chip: a foundation for HW/SW partitioning with vectorization

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Battery-aware instruction generation for embedded processors

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Architecture and compilation for data bandwidth improvement in configurable embedded processors

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Automating processor customisation: optimised memory access and resource sharing

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Automatic identification of application-specific functional units with architecturally visible storage

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A design flow for configurable embedded processors based on optimized instruction set extension synthesis

Proceedings of the conference on Design, automation and test in Europe: Proceedings
RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Exploiting forwarding to improve data bandwidth of instruction-set extensions

Proceedings of the 43rd annual Design Automation Conference
Extracting and improving microarchitecture performance on reconfigurable architectures

International Journal of Parallel Programming - Special issue: The next generation software program
Automatic selection of application-specific instruction-set extensions

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Scalable subgraph mapping for acyclic computation accelerators

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Code transformation strategies for extensible embedded processors

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Scientific applications vs. SPEC-FP: a comparison of program behavior

Proceedings of the 20th annual international conference on Supercomputing
Architecture and compiler optimizations for data bandwidth improvement in configurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Improving performance and energy consumption in embedded microprocessor platforms with a flexible custom coprocessor data-path

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path

The Journal of Supercomputing
Supporting multiple-input, multiple-output custom functions in configurable processors

Journal of Systems Architecture: the EUROMICRO Journal
Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping

Proceedings of the International Symposium on Code Generation and Optimization
Speedups in embedded systems with a high-performance coprocessor datapath

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Design space exploration of partially re-configurable embedded processors

Proceedings of the conference on Design, automation and test in Europe
Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor

Proceedings of the conference on Design, automation and test in Europe
Optimizing instruction-set extensible processors under data bandwidth constraints

Proceedings of the conference on Design, automation and test in Europe
Polynomial-time subgraph enumeration for automated instruction set extension

Proceedings of the conference on Design, automation and test in Europe
Instruction-set customization for real-time embedded systems

Proceedings of the conference on Design, automation and test in Europe
RISPP: rotating instruction set processing platform

Proceedings of the 44th annual Design Automation Conference
Rethinking custom ISE identification: a new processor-agnostic method

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
An efficient framework for dynamic reconfiguration of instruction-set customization

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures

Integration, the VLSI Journal
Increasing data-bandwidth to instruction-set extensions through register clustering

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Pattern-based behavior synthesis for FPGA resource reduction

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Fast, quasi-optimal, and pipelined instruction-set extensions

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path

Journal of Systems Architecture: the EUROMICRO Journal
Performance and energy consumption improvements in microprocessor systems utilizing a coprocessor data-path

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors

ACM Transactions on Embedded Computing Systems (TECS)
Run-time instruction set selection in a transmutable embedded processor

Proceedings of the 45th annual Design Automation Conference
Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques

Proceedings of the 45th annual Design Automation Conference
Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension

Proceedings of the 13th international symposium on Low power electronics and design
An architecture framework for an adaptive extensible processor

The Journal of Supercomputing
Run-time system for an extensible embedded processor with dynamic instruction set

Proceedings of the conference on Design, automation and test in Europe
Automatic selection of application-specific reconfigurable processor extensions

Proceedings of the conference on Design, automation and test in Europe
ARISE Machines: Extending Processors with Hybrid Accelerators

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
The Instruction-Set Extension Problem: A Survey

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Compiling custom instructions onto expression-grained reconfigurable architectures

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Comprehensive isomorphic subtree enumeration

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures

ACM Transactions on Embedded Computing Systems (TECS)
Recurrence-aware instruction set selection for extensible embedded processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A design flow for architecture exploration and implementation of partially reconfigurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient resource utilization for an extensible processor through dynamic instruction set adaptation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Note: On the number of connected convex subgraphs of a connected acyclic digraph

Discrete Applied Mathematics
Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration

Proceedings of the 6th ACM conference on Computing frontiers
A scalable synthesis methodology for application-specific processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Constraint-Driven Identification of Application Specific Instructions in the DURASE System

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs)

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Dynamically utilizing computation accelerators for extensible processors in a software approach

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
MinDeg: a performance-guided replacement policy for run-time reconfigurable accelerators

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Evaluating design trade-offs in customizable processors

Proceedings of the 46th Annual Design Automation Conference
Algorithms for generating convex sets in acyclic digraphs

Journal of Discrete Algorithms
Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
REMiS: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set

Proceedings of the 2009 International Conference on Computer-Aided Design
Design-space exploration of resource-sharing solutions for custom instruction set extensions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
A linear complexity algorithm for the generation of multiple input single output instructions of variable size

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
Resource sharing of pipelined custom hardware extension for energy-efficient application-specific instruction set processor design

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Algorithms for the automatic extension of an instruction-set

Proceedings of the Conference on Design, Automation and Test in Europe
Mighty-morphing power-SIMD

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Automatic application-specific microarchitecture reconfiguration

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Code transformations for embedded reconfigurable computing architectures

GTTSE'09 Proceedings of the 3rd international summer school conference on Generative and transformational techniques in software engineering III
A polynomial-time custom instruction identification algorithm based on dynamic programming

Proceedings of the 16th Asia and South Pacific Design Automation Conference
ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Instruction-Set Extension Problem: A Survey

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Hardware/Software Co-reconfigurable Instruction Decoder for Adaptive Multi-core DSP Architectures

Journal of Signal Processing Systems
An efficient algorithm for custom instruction enumeration

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Practical and effective domain-specific function unit design for CGRA

ICCSA'11 Proceedings of the 2011 international conference on Computational science and Its applications - Volume Part V
An efficient algorithm for isomorphism-aware custom instruction identification for extensible processors

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
M2E: a multiple-input, multiple-output function extension for RISC-Based extensible processors

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit

EUC'06 Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing
Accelerating loops for coarse grained reconfigurable architectures using instruction extensions

Proceedings of the 2011 ACM Symposium on Research in Applied Computation
Architecture-aware custom instruction generation for reconfigurable processors

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
ESL Design and Verification: A Prescription for Electronic System Level Methodology

ESL Design and Verification: A Prescription for Electronic System Level Methodology
Morphable structures for reconfigurable instruction set processors

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Compiler-driven leakage energy reduction in banked register files

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

The Journal of Supercomputing
Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Exact custom instruction enumeration for extensible processors

Integration, the VLSI Journal
Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Energy efficient special instruction support in an embedded processor with compact isa

Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
Complexity of computing convex subgraphs in custom instruction synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA

ACM Transactions on Architecture and Code Optimization (TACO)
Considering the effect of process variations during the ISA extension design flow

Microprocessors & Microsystems
Extended Instruction Exploration for Multiple-Issue Architectures

ACM Transactions on Embedded Computing Systems (TECS)
A just-in-time customizable processor

Proceedings of the International Conference on Computer-Aided Design
Architecture, performance modeling and VLSI implementation methodologies for ASIC vector processors: A case study in telephony workloads

Microprocessors & Microsystems

Quantified Score

Hi-index	0.01

Visualization

Abstract

Many commercial processors now offer the possibility of extending their instruction set for a specific application---that is, to introduce customised functional units. There is a need to develop algorithms that decide automatically, from high-level application code, which operations are to be carried out in the customised extensions. A few algorithms exist but are severely limited in the type of operation clusters they can choose and hence reduce significantly the effectiveness of specialisation. In this paper we introduce a more general algorithm which selects maximal-speedup convex subgraphs of the application dataflow graph under fundamental microarchitectural constraints, and which improves significantly on the state of the art.