Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension

Authors:
Hamid Noori;Farhad Mehdipour;Koji Inoue;Kazuaki Murakami
Affiliations:
Institute of Systems, Information Technologies and Nanotechnologies, Fukuoka, Japan;Kyushu University, Fukuoka, Japan;Kyushu University, Fukuoka, Japan;Kyushu University, Fukuoka, Japan
Venue:
Proceedings of the 13th international symposium on Low power electronics and design
Year:
2008

Citing 13
Cited 0

A low power hardware/software partitioning approach for core-based embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Subsetting Behavioral Intellectual Property for Low Power ASIP Design

Journal of VLSI Signal Processing Systems - Special issue on system level design
Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Journal of VLSI Signal Processing Systems
Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
Automatic generation of application specific processors

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Energy savings and speedups from partitioning critical software loops to hardware in embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Characterizing embedded applications for instruction-set extensible processors

Proceedings of the 41st annual Design Automation Conference
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A highly configurable cache for low energy embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors

Proceedings of the 32nd annual international symposium on Computer Architecture
Automatic identification of application-specific functional units with architecturally visible storage

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Keynote address: Challenges of digital consumer and mobile SoC's: more Moore possible?

Proceedings of the conference on Design, automation and test in Europe
Custom-instruction synthesis for extensible-processor platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Application-specific instruction set extension is an effective technique for reducing accesses to components such as on- and off-chip memories, register file and enhancing the energy efficiency. However, the addition of custom functional units to the base processor is required for supporting custom instructions, which due to the increase of manufacturing and design costs in new nanometer-scale technologies and shorter time-to-market, is becoming an issue. To address above issues, in our proposed approach, an optimized reconfigurable functional unit is used instead, and instruction set customization is done after chip-fabrication. Therefore, while maintaining the flexibility of a conventional microprocessor, the low-energy feature of customization is applicable. Experimental results show that the maximum and average energy savings are 67% and 22%, respectively for our proposed architecture framework.