Instruction set extension with shadow registers for configurable processors

Authors:
Jason Cong;Yiping Fan;Guoling Han;Ashok Jagannathan;Glenn Reinman;Zhiru Zhang
Affiliations:
University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA;University of California, Los Angeles, Los Angeles, CA
Venue:
Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Year:
2005

Citing 17
Cited 19

Compilers: principles, techniques, and tools

Compilers: principles, techniques, and tools
An efficient method of computing static single assignment form

POPL '89 Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Efficient architecture/compiler co-exploration for ASIPs

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Synthesis of custom processors based on extensible platforms

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
From ASIC to ASIP: The Next Design Discontinuity

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Application-specific instruction generation for configurable processor architectures

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
A Scalable Application-Specific Processor Synthesis Methodology

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Register binding and port assignment for multiplexer optimization

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Elements of discrete mathematics (McGraw-Hill computer science series)

Elements of discrete mathematics (McGraw-Hill computer science series)
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

Architecture and compilation for data bandwidth improvement in configurable embedded processors

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Exploiting forwarding to improve data bandwidth of instruction-set extensions

Proceedings of the 43rd annual Design Automation Conference
Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms

ACM Transactions on Embedded Computing Systems (TECS)
Architecture and compiler optimizations for data bandwidth improvement in configurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Utilizing custom registers in application-specific instruction set processors for register spills elimination

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Supporting multiple-input, multiple-output custom functions in configurable processors

Journal of Systems Architecture: the EUROMICRO Journal
Conjoining soft-core FPGA processors

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration

Journal of VLSI Signal Processing Systems
Optimizing instruction-set extensible processors under data bandwidth constraints

Proceedings of the conference on Design, automation and test in Europe
Custom code generation for soft processors

ACM SIGARCH Computer Architecture News - Special issue on the 2006 reconfigurable and adaptive architecture workshop
Efficient ASIP design for configurable processors with fine-grained resource sharing

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
A cooperative management scheme for power efficient implementations of real-time operating systems on soft processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fast enumeration of maximal valid subgraphs for custom-instruction identification

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
Scientific Application Demands on a Reconfigurable Functional Unit Interface

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
The ARISE approach for extending embedded processors with arbitrary hardware accelerators

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
M2E: a multiple-input, multiple-output function extension for RISC-Based extensible processors

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Loop acceleration exploration for ASIP architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made in the tools and methodologies of automatic instruction set extension for configurable processors, the limited data bandwidth available in the core processor (e.g., the number of simultaneous accesses to the register file) becomes a potential performance bottleneck. In this paper we first present a quantitative analysis of the data bandwidth limitation in configurable processors, and then propose a novel low-cost architectural extension and associated compilation techniques to address the problem. The application of our approach results in a promising performance improvement.