Communicating sequential processes
Communicating sequential processes
Static scheduling of synchronous data flow programs for digital signal processing
IEEE Transactions on Computers
Object lifecycles: modeling the world in states
Object lifecycles: modeling the world in states
High-level synthesis: introduction to chip and system design
High-level synthesis: introduction to chip and system design
Design patterns: elements of reusable object-oriented software
Design patterns: elements of reusable object-oriented software
Design and use of a system-level specification and verification methodology
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Behavioral synthesis: digital system design using the synopsys behavioral compiler
Behavioral synthesis: digital system design using the synopsys behavioral compiler
Controller optimization for protocol intensive applications
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
DAC '97 Proceedings of the 34th annual Design Automation Conference
ISDL: an instruction set description language for retargetability
DAC '97 Proceedings of the 34th annual Design Automation Conference
Software unit test coverage and adequacy
ACM Computing Surveys (CSUR)
Hardware-software co-design of embedded systems: the POLIS approach
Hardware-software co-design of embedded systems: the POLIS approach
Automatic synthesis of interfaces between incompatible protocols
DAC '98 Proceedings of the 35th annual Design Automation Conference
Power estimation of embedded systems: a hardware/software codesign approach
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
EXPRESSION: a language for architecture exploration through compiler/simulator retargetability
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Micro architecture coverage directed generation of test programs
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Application of high level interface-based design to telecommunications system hardware
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Functional fault modeling and simulation for VLSI devices
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
Journal of the ACM (JACM)
Compaan: deriving process networks from Matlab for embedded signal processing architectures
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
The revolution in systems engineering
IEEE Spectrum
Surviving the SOC revolution: a guide to platform-based design
Surviving the SOC revolution: a guide to platform-based design
YAPI: application modeling for signal processing systems
Proceedings of the 37th Annual Design Automation Conference
Hardware-software co-design of embedded reconfigurable architectures
Proceedings of the 37th Annual Design Automation Conference
Evaluating system dependability in a co-design framework
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Dhrystone: a synthetic systems programming benchmark
Communications of the ACM
Attacking the semantic gap between application programming languages and configurable hardware
FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
FRIDGE: a fixed-point design and simulation environment
Proceedings of the conference on Design, automation and test in Europe
Effectiveness of the ASIP design system PEAS-III in design of pipelined processors
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Development cost and size estimation starting from high-level specifications
Proceedings of the ninth international symposium on Hardware/software codesign
Source-level execution time estimation of C programs
Proceedings of the ninth international symposium on Hardware/software codesign
High-level architectural co-simulation using Esterel and C
Proceedings of the ninth international symposium on Hardware/software codesign
POPL '77 Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
A universal technique for fast and flexible instruction-set architecture simulation
Proceedings of the 39th annual Design Automation Conference
Component-based design approach for multicore SoCs
Proceedings of the 39th annual Design Automation Conference
System Design with SystemC
ARM Architecture Reference Manual
ARM Architecture Reference Manual
Understanding Behavioral Synthesis: A Practical Guide to High-Level Design
Understanding Behavioral Synthesis: A Practical Guide to High-Level Design
Synthesis and Optimization of Digital Circuits
Synthesis and Optimization of Digital Circuits
Code Generation for Embedded Processors
Code Generation for Embedded Processors
Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications
Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Readings in hardware/software co-design
Art of Verification with VERA
The Garp Architecture and C Compiler
Computer
Introduction to High-Level Synthesis
IEEE Design & Test
Introduction to the Scheduling Problem
IEEE Design & Test
A Core-Based System-to-Silicon Design Methodology
IEEE Design & Test
Platform-Based Design and Software Design Methodology for Embedded Systems
IEEE Design & Test
Requirements Management: The Search for Nirvana
IEEE Software
The Art of Requirements Triage
Computer
Compilation Approach for Coarse-Grained Reconfigurable Architectures
IEEE Design & Test
PRISC Software Acceleration Techniques
ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors
A methodology to design programmble embedded systems: the Y-chart approach
Embedded processor design challenges
Automatic application-specific instruction-set extensions under microarchitectural constraints
Proceedings of the 40th annual Design Automation Conference
Coverage directed test generation for functional verification using bayesian networks
Proceedings of the 40th annual Design Automation Conference
Describing instruction set processors using nML
EDTC '95 Proceedings of the 1995 European conference on Design and Test
ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator
FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
The Transmogrifier C hardware description language and compiler for FPGAs
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Rapid Prototyping of Automotive Communication Protocols
RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
Scheduling Dynamic Dataflow Graphs with Bounded Memory
Scheduling Dynamic Dataflow Graphs with Bounded Memory
Networks on chip
Fault Models and Test Generation for Hardware-Software Covalidation
IEEE Design & Test
The Rational Unified Process: An Introduction
The Rational Unified Process: An Introduction
Design Verification with e
Early estimation of the size of VHDL projects
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Automatic generation of application specific processors
Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Writing Testbenches: Functional Verification of HDL Models, Second Edition
Writing Testbenches: Functional Verification of HDL Models, Second Edition
Model Driven Architecture with Executable UML(TM)
Model Driven Architecture with Executable UML(TM)
Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Design and programming of embedded multiprocessors: an interface-centric approach
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A First Step Towards Hw/Sw Partitioning of UML Specifications
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A Methodology and Tooling Enabling Application Specific Processor Design
VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Proceedings of the 2005 international symposium on Physical design
An in-depth look at computer performance growth
ACM SIGARCH Computer Architecture News - Special issue: Workshop on architectural support for security and anti-virus (WASSA)
Future processors: flexible and modular
CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A Software Performance Engineering Tool based on the UML-SPT
QEST '05 Proceedings of the Second International Conference on the Quantitative Evaluation of Systems
A SystemC Refinement Methodology for Embedded Software
IEEE Design & Test
FPGA architecture characterization for system level performance analysis
Proceedings of the conference on Design, automation and test in Europe: Proceedings
An architecture exploration environment for system on chip design
Nordic Journal of Computing
The ArchC architecture description language and tools
International Journal of Parallel Programming
A reconfigurable design-for-debug infrastructure for SoCs
Proceedings of the 43rd annual Design Automation Conference
Writing Testbenches using SystemVerilog
Writing Testbenches using SystemVerilog
EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook)
Electronic Design Automation for Integrated Circuits Handbook - 2 Volume Set
Electronic Design Automation for Integrated Circuits Handbook - 2 Volume Set
Customizable Embedded Processors: Design Technologies and Applications
Customizable Embedded Processors: Design Technologies and Applications
Building ASIPs: The Mescal Methodology
Building ASIPs: The Mescal Methodology
Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)
Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)
Platform Based Design at the Electronic System Level: Industry Perspectives and Experiences
Platform Based Design at the Electronic System Level: Industry Perspectives and Experiences
System Level Design with Rosetta
System Level Design with Rosetta
The Molen compiler for reconfigurable processors
ACM Transactions on Embedded Computing Systems (TECS)
Principles of Functional Verification
Principles of Functional Verification
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
Verification Methodology Manual for SystemVerilog
Verification Methodology Manual for SystemVerilog
Computer
Functional Verification Coverage Measurement and Analysis
Functional Verification Coverage Measurement and Analysis
Taxonomies for the Development and Verification of Digital Systems
Taxonomies for the Development and Verification of Digital Systems
Interconnect-Centric Design for Advanced SOC and NOC
Interconnect-Centric Design for Advanced SOC and NOC
Assertion-Based Design
A framework for compiler driven design space exploration for embedded system customization
ASIAN'04 Proceedings of the 9th Asian Computing Science conference on Advances in Computer Science: dedicated to Jean-Louis Lassez on the Occasion of His 5th Cycle Birthday
Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors
Journal of Signal Processing Systems
A novel verification technique to uncover out-of-order DUV behaviors
Proceedings of the 46th Annual Design Automation Conference
Shortening the verification cycle with synthesizable abstract models
Proceedings of the 46th Annual Design Automation Conference
Speeding up SoC virtual platform simulation by data-dependency-aware synchronization and scheduling
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
An ESL approach for energy consumption analysis of cache memories in SoC platforms
International Journal of Reconfigurable Computing - Special issue on selected papers from the southern programmable logic conference (SPL2010)
Simulation-based equivalence checking between SystemC models at different levels of abstraction
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
System-level design space exploration for three-dimensional (3D) SoCs
CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Power-aware FPGA technology mapping for programmable-VT architectures (abstract only)
Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
A UML 2.0 profile to model block cipher algorithms
ECMFA'10 Proceedings of the 6th European conference on Modelling Foundations and Applications
Completeness-driven development
ICGT'12 Proceedings of the 6th international conference on Graph Transformations
VLSI Design - Special issue on VLSI Circuits, Systems, and Architectures for Advanced Image and Video Compression Standards
Efficient and scalable OpenMP-based system-level design
Proceedings of the Conference on Design, Automation and Test in Europe
Verifying SystemC using an intermediate verification language and symbolic simulation
Proceedings of the 50th Annual Design Automation Conference
Hi-index | 0.00 |
Visit the authors' companion site! http://www.electronicsystemlevel.com/ - Includes interactive forum with the authors!Electronic System Level (ESL) design has mainstreamed --- it is now an established approach at most of the world's leading system-on-chip (SoC) design companies and is being used increasingly in system design. From its genesis as an algorithm modeling methodology with `no links to implementation', ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software implementation of custom SoC, system-on-FPGA, system-on-board, and entire multi-board systems. This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL is finally occurring. This is partly because of ESL technologies themselves are stabilizing on a useful set of languages being standardized (SystemC is the most notable), and use models are being identified that are beginning to get real adoption. ESL DESIGN & VERIFICATION offers a true prescriptive guide to ESL that reviews its past and outlines the best practices of today.Table of ContentsCHAPTER 1: WHAT IS ESL? CHAPTER 2: TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3: EVOLUTION OF ESL DEVELOPMENT CHAPTER 4: WHAT ARE THE ENABLERS OF ESL? CHAPTER 5: ESL FLOW CHAPTER 6: SPECIFICATIONS AND MODELING CHAPTER 7: PRE-PARTITIONING ANALYSIS CHAPTER 8: PARTITIONING CHAPTER 9: POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10: POST-PARTITIONING VERIFICATION CHAPTER 11: HARDWARE IMPLEMENTATION CHAPTER 12: SOFTWARE IMPLEMENTATION CHAPTER 13: USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14: RESEARCH, EMERGING AND FUTURE PROSPECTS APPENDIX: LIST OF ACRONYMS* Provides broad, comprehensive coverage not available in any other such book * Massive global appeal with an internationally recognised author team * Crammed full of state of the art content from notable industry experts