Functional fault modeling and simulation for VLSI devices

Authors:
Anil K. Gupta;James R. Armstrong
Affiliations:
Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA;Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA
Venue:
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Year:
1985

Citing 2
Cited 5

GSP: A logic simulator for LSI

DAC '81 Proceedings of the 18th Design Automation Conference
A logic design structure for LSI testability

DAC '77 Proceedings of the 14th Design Automation Conference

A heuristic chip-level test generation algorithm

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Chip-Level Modeling with HDLs

IEEE Design & Test
Test Synthesis with Alternative Graphs

IEEE Design & Test
Efficient Hierarchical Approach to Test Generation for Digital Systems

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
ESL Design and Verification: A Prescription for Electronic System Level Methodology

ESL Design and Verification: A Prescription for Electronic System Level Methodology

Quantified Score

Hi-index	0.01

Visualization

Abstract

Functional fault modeling and simulation for VLSI devices is described(*). A functional fault list is compiled using model perturbation and mapping of circuit defects into functional faults. A set of test vectors is then derived which detects all faults in the functional fault list. This same test vector set is then applied to a gate level model of the device. For the test case analyzed, a very high level of equivalent gate coverage was achieved. Conclusions are drawn as to the effectiveness of the technique and how amenable it is to automation.