EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

Authors:
Ashok Halambi;Peter Grun;Vijay Ganesh;Asheesh Khare;Nikil Dutt;Alex Nicolau
Affiliations:
Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA;Department of Information and Computer Science, University of California, Irvine, CA
Venue:
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Year:
1999

Citing 7
Cited 134

Optimization of machine descriptions for efficient use

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Architectural exploration and optimization of local memory in embedded systems

ISSS '97 Proceedings of the 10th international symposium on System synthesis
ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator

DAC '98 Proceedings of the 35th annual Design Automation Conference
Memory size estimation for multimedia applications

Proceedings of the 6th international workshop on Hardware/software codesign
A processor desription language supporting retargetable multi-pipeline DSP program development tools

Proceedings of the 11th international symposium on System synthesis
Retargetable Generation of Code Selectors from HDL Processor Models

EDTC '97 Proceedings of the 1997 European conference on Design and Test

A flexible code generation framework for the design of application specific programmable processors

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
A unified formal model of ISA and FSMD

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
LISA—machine description language for cycle-accurate models of programmable DSP architectures

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Memory aware compilation through accurate timing extraction

Proceedings of the 37th Annual Design Automation Conference
How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Retargeting of compiled simulators for digital signal processors using a machine description language

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Architecture exploration of parameterizable EPIC SOS architectures (poster paper)

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Retargetable compiled simulation of embedded processors using a machine description language

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Generating production quality software development tools using a machine description language

Proceedings of the conference on Design, automation and test in Europe
Access pattern based local memory customization for low power embedded systems

Proceedings of the conference on Design, automation and test in Europe
New directions in compiler technology for embedded systems (embedded tutorial)

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Data and memory optimization techniques for embedded systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Proceedings of the 14th international symposium on Systems synthesis
Functional abstraction driven design space exploration of heterogeneous programmable architectures

Proceedings of the 14th international symposium on Systems synthesis
Design space characterization for architecture/compiler co-exploration

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Generic control flow reconstruction from assembly code

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Application specific compiler/architecture codesign: a case study

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
A universal technique for fast and flexible instruction-set architecture simulation

Proceedings of the 39th annual Design Automation Conference
Retargetable binary utilities

Proceedings of the 39th annual Design Automation Conference
A design space exploration framework for reduced bit-width instruction set architecture (rISA) design

Proceedings of the 15th international symposium on System Synthesis
Efficient architecture/compiler co-exploration for ASIPs

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
MIST: an algorithm for memory miss traffic management

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Compilation Approach for Coarse-Grained Reconfigurable Architectures

IEEE Design & Test
Retargetable Program Profiling Using High Level Processor Models

HiPC '01 Proceedings of the 8th International Conference on High Performance Computing
Memory Architectures for Embedded Systems-On-Chip

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
Design Tools for Application Specific Embedded Processors

EMSOFT '02 Proceedings of the Second International Conference on Embedded Software
PROPAN: A Retargetable System for Postpass Optimisations and Analyses

LCTES '00 Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems
Pipeline Modeling for Timing Analysis

SAS '02 Proceedings of the 9th International Symposium on Static Analysis
Microarchitectural exploration with Liberty

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Instruction encoding synthesis for architecture exploration using hierarchical processor models

Proceedings of the 40th annual Design Automation Conference
Using estimates from behavioral synthesis tools in compiler-directed design space exploration

Proceedings of the 40th annual Design Automation Conference
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

Proceedings of the 40th annual Design Automation Conference
Automated synthesis of efficient binary decoders for retargetable software toolkits

Proceedings of the 40th annual Design Automation Conference
Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
High Level Synthesis from Sim-nML Processor Models

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions

Proceedings of the 12th international symposium on System synthesis
An efficient retargetable framework for instruction-set simulation

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
TDL: a hardware description language for retargetable postpass optimizations and analyses

Proceedings of the 2nd international conference on Generative programming and component engineering
Techniques for accurate performance evaluation in architecture exploration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Graph-Based Functional Test Program Generation for Pipelined Processors

Proceedings of the conference on Design, automation and test in Europe - Volume 1
A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models

Proceedings of the conference on Design, automation and test in Europe - Volume 2
RTL Processor Synthesis for Architecture Exploration and Implementation

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Modeling and validation of pipeline specifications

ACM Transactions on Embedded Computing Systems (TECS)
Processor-memory coexploration using an architecture description language

ACM Transactions on Embedded Computing Systems (TECS)
Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options

Proceedings of the 1st conference on Computing frontiers
A Top-Down Methodology for Microprocessor Validation

IEEE Design & Test
Development Methodology of ASIP Based on Java Byte Code Using HW/SW Co-Design System for Processor Design

ICDCSW '04 Proceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 7
A novel approach for flexible and consistent ADL-driven ASIP design

Proceedings of the 41st annual Design Automation Conference
A formal concurrency model based architecture description language for synthesis of software development tools

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Synthesizable HDL generation method for configurable VLIW processors

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Operation tables for scheduling in the presence of incomplete bypassing

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Rapid Configuration and Instruction Selection for an ASIP: A Case Study

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations

IEEE Transactions on Computers
Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
C Compiler Retargeting Based on Instruction Semantics Models

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
The Liberty Simulation Environment, version 1.0

ACM SIGMETRICS Performance Evaluation Review - Special issue on tools for computer architecture research
Methods for evaluating and covering the design space during early design development

Integration, the VLSI Journal
Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

The Journal of Supercomputing
Fine-grained application source code profiling for ASIP design

Proceedings of the 42nd annual Design Automation Conference
Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions

IEEE Transactions on Computers
Using minimal minterms to represent programmability

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Automatic functional test program generation for microprocessor verification

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Compilation framework for code size reduction using reduced bit-width ISAs (rISAs)

ACM Transactions on Design Automation of Electronic Systems (TODAES)
ASIP design and synthesis for non linear filtering in image processing

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Automatic ADL-based operand isolation for embedded processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Automatic generation of operation tables for fast exploration of bypasses in embedded processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Functional test generation using property decompositions for validation of pipelined processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Effective compiler generation by architecture description

Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting

Journal of VLSI Signal Processing Systems
Generic software pipelining at the assembly level

SCOPES '05 Proceedings of the 2005 workshop on Software and compilers for embedded systems
Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

Proceedings of the 41st annual Design Automation Conference
The ArchC architecture description language and tools

International Journal of Parallel Programming
A retargetable framework for instruction-set architecture simulation

ACM Transactions on Embedded Computing Systems (TECS)
The Liberty Simulation Environment: A deliberate approach to high-level system modeling

ACM Transactions on Computer Systems (TOCS)
Achieving structural and composable modeling of complex systems

International Journal of Parallel Programming - Special issue: The next generation software program
CISL: a class-based machine description language for co-generation of compilers and simulators

International Journal of Parallel Programming - Special issue: The next generation software program
Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III

ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
ASIP architecture exploration for efficient IPSec encryption: A case study

ACM Transactions on Embedded Computing Systems (TECS) - SPECIAL ISSUE SCOPES 2005
Design space exploration of partially re-configurable embedded processors

Proceedings of the conference on Design, automation and test in Europe
Teaching computer architecture using an architecture description language

WCAE '04 Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture
RISPP: rotating instruction set processing platform

Proceedings of the 44th annual Design Automation Conference
Automatic verification of external interrupt behaviors for microprocessor design

Proceedings of the 44th annual Design Automation Conference
A code-generator generator for multi-output instructions

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Compiler generation from structural architecture descriptions

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
CASL: A rapid-prototyping language for modern micro-architectures

Computer Languages, Systems and Structures
Specification-driven directed test generation for validation of pipelined processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)

Proceedings of the 45th annual Design Automation Conference
Evaluation of ASIPs Design with LISATek

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Processor Description Languages

Processor Description Languages
Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation

ACM Transactions on Embedded Computing Systems (TECS)
MC-Sim: an efficient simulation tool for MPSoC designs

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Instruction set simulator generation using HARMLESS, a new hardware architecture description language

Proceedings of the 2nd International Conference on Simulation Tools and Techniques
Precise simulation of interrupts using a rollback mechanism

Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems
Functional test generation using design and property decomposition techniques

ACM Transactions on Embedded Computing Systems (TECS)
MMV: a metamodeling based microprocessor validation environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Policies of System Level Pipeline Modeling

Electronic Notes in Theoretical Computer Science (ENTCS)
Integrated verification approach during ADL-driven processor design

Microelectronics Journal
An early real-time checker for retargetable compile-time analysis

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs)

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
TotalProf: a fast and accurate retargetable source code profiler

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
CGADL: an architecture description language for coarse-grained reconfigurable arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Model checking of software for microcontrollers

ACM Transactions on Embedded Computing Systems (TECS)
Automatic generation of memory interfaces

SOC'09 Proceedings of the 11th international conference on System-on-chip
Versatile system-level memory-aware platform description approach for embedded MPSoCs

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Modeling of interconnection networks in massively parallel processor architectures

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
An automatically-retargetable time-constraint-driven instruction scheduler for post-compiling optimization of embedded code

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
BLoG: post-silicon bug localization in processors using bug localization graphs

Proceedings of the 47th Design Automation Conference
A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors

Proceedings of the Conference on Design, Automation and Test in Europe
Embedding of a real time image stabilization algorithm on a parameterizable SoPC architecture a chip multi-processor approach

Journal of Real-Time Image Processing
Retargetable pipeline hazard detection for partially bypassed processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External interrupt verification for microprocessor design

Proceedings of the International Conference & Workshop on Emerging Trends in Technology
The Java Virtual Machine in retargetable, high-performance instruction set simulation

Proceedings of the 9th International Conference on Principles and Practice of Programming in Java
A fast instruction set evaluation method for ASIP designs

EUC'06 Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing
Computer assisted source-code parallelisation

ICCSA'06 Proceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part V
Tools for programming, code generation, and design

Embedded Systems Design
Compiler optimizations with DSP-Specific semantic descriptions

LCPC'02 Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing
Automatic ADL-based assembler generation for ASIP programming support

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
A retargetable environment for power-aware code evaluation: an approach based on coloured petri net

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
ESL Design and Verification: A Prescription for Electronic System Level Methodology

ESL Design and Verification: A Prescription for Electronic System Level Methodology
A flexible approach to automated development of cross toolkits for embedded systems

PSI'09 Proceedings of the 7th international Andrei Ershov Memorial conference on Perspectives of Systems Informatics
Compiler backend generation for application specific instruction set processors

APLAS'11 Proceedings of the 9th Asian conference on Programming Languages and Systems
Harmless, a hardware architecture description language dedicated to real-time embedded system simulation

Journal of Systems Architecture: the EUROMICRO Journal
Generating interlocked instruction pipelines from specifications of instruction sets

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Automatic Generation of Memory Interfaces for ASIPs

International Journal of Embedded and Real-Time Communication Systems
ASAM: Automatic architecture synthesis and application mapping

Microprocessors & Microsystems
A SystemC library for specifying pipeline abstractions

Microprocessors & Microsystems

Quantified Score

Hi-index	0.01

EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

Quantified Score

Visualization

Abstract