Design space characterization for architecture/compiler co-exploration

Authors:
Dirk Fischer;Jürgen Teich;Ralph Weper;Uwe Kastens;Michael Thies
Affiliations:
University of Paderborn, Paderborn, Germany;University of Paderborn, Paderborn, Germany;University of Paderborn, Paderborn, Germany;University of Paderborn, Paderborn, Germany;University of Paderborn, Paderborn, Germany
Venue:
CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2001

Citing 9
Cited 7

BURS automata generation

ACM Transactions on Programming Languages and Systems (TOPLAS)
Evolving algebras 1993: Lipari guide

Specification and validation methods
EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Retargeting of compiled simulators for digital signal processors using a machine description language

DATE '00 Proceedings of the conference on Design, automation and test in Europe
A joined architecture/compiler design environment for ASIPs

CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
A Retargetable C Compiler: Design and Implementation

A Retargetable C Compiler: Design and Implementation
A Comparison of Modulo Scheduling Techniques for Software Pipelining

CC '96 Proceedings of the 6th International Conference on Compiler Construction
VLIW Compilation Techniques for Superscalar Architectures

CC '98 Proceedings of the 7th International Conference on Compiler Construction
Describing instruction set processors using nML

EDTC '95 Proceedings of the 1995 European conference on Design and Test

Efficient architecture/compiler co-exploration for ASIPs

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Feedback driven instruction-set extension

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Processor Description Languages

Processor Description Languages
Portable compiler optimisation across embedded programs and microarchitectures using machine learning

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
CGADL: an architecture description language for coarse-grained reconfigurable arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Modeling of interconnection networks in massively parallel processor architectures

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Exploring and Predicting the Effects of Microarchitectural Parameters and Compiler Optimizations on Performance and Energy

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In the design of application-specific instruction set processors (ASIPs) a tight interplay between architecture and compiler is of utmost importance. Here, we try to characterize the design space of both compiler frontend (intermediate code optimization) and backend (architecture-specific code generation) that is used in order to do Architecture/Compiler Co-Exploration for the search of optimal architecture/compiler combinations. The described results present the state of development of such a framework called BUILDABONG [3].