Compiler backend generation for application specific instruction set processors

Authors:
Zhen Cao;Yuan Dong;Shengyuan Wang
Affiliations:
Department of Computer Science and Technology, Tsinghua University, Beijing, China;Department of Computer Science and Technology, Tsinghua University, Beijing, China;Department of Computer Science and Technology, Tsinghua University, Beijing, China
Venue:
APLAS'11 Proceedings of the 9th Asian conference on Programming Languages and Systems
Year:
2011

Citing 16
Cited 0

Code generation using tree matching and dynamic programming

ACM Transactions on Programming Languages and Systems (TOPLAS)
BURG: fast optimal instruction selection and tree parsing

ACM SIGPLAN Notices
Simple and efficient BURS table generation

PLDI '92 Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation
Engineering a simple, efficient code-generator generator

ACM Letters on Programming Languages and Systems (LOPLAS)
ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator

DAC '98 Proceedings of the 35th annual Design Automation Conference
EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
LISA—machine description language for cycle-accurate models of programmable DSP architectures

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting

Journal of VLSI Signal Processing Systems
Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

Proceedings of the 41st annual Design Automation Conference
The ArchC architecture description language and tools

International Journal of Parallel Programming
Compiler generation from structural architecture descriptions

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Table-Driven Code Generation

Computer
Retargetable code optimization for predicated execution

Proceedings of the conference on Design, automation and test in Europe
Retargeting the Open64 Compiler to PowerPC Processor

ICESSSYMPOSIA '08 Proceedings of the 2008 International Conference on Embedded Software and Systems Symposia

Quantified Score

Hi-index	0.00

Visualization

Abstract

Application Specific Instruction Set Processors (ASIPs) have become popular in the development of embedded systems. For these processors easily-retargetable, high-performance compilers play a key role in the development process, improving productivity and reducing time-to-market. We propose a novel, object-based architecture description language (ADL) OpenDL, as well as a well-structured Rule Library to automatically retarget compiler backends. OpenDL is a succinct and high-quality ADL with object-based inheritance features, while the Rule Library applies instruction templating in order to allow detailed instruction specification to handle complex rule patterns. We use these tools to automatically retarget the open source industrial-strength compiler Open64 to the high-performance embedded processor PowerPC. A reliable version of auto-retargetable industrial-strength compiler is generated which achieves comparable performance to gcc 4.5 for both the EEMBC and SPEC CPU 2000 benchmarks.