A design space exploration framework for reduced bit-width instruction set architecture (rISA) design

Authors:
Ashok Halambi;Aviral Shrivastava;Partha Biswas;Nikil Dutt;Alex Nicolau
Affiliations:
University of California, Irvine, California;University of California, Irvine, California;University of California, Irvine, California;University of California, Irvine, California;University of California, Irvine, California
Venue:
Proceedings of the 15th international symposium on System Synthesis
Year:
2002

Citing 3
Cited 3

EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Resource-Directed Loop Pipelining

LCPC '96 Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing
An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs

Proceedings of the conference on Design, automation and test in Europe

Instruction set synthesis with efficient instruction encoding for configurable processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
NISD: A Framework for Automatic Narrow Instruction Set Design

ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Code density concerns for new architectures

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Code size is a critical concern in many embedded system applications, especially those using RISC cores. One promising approach for reducing code size is to employ a "dual instruction set", where processor architectures support a normal (usually 32 bit) Instruction Set, and a narrow, space-efficient (usually 16 bit) Instruction Set with a limited set of opcodes and access to a limited set of registers. This feature (termed rISA) can potentially reduce the code size by up to 50% with minimal performance degradation. However, contemporary processors incorporate only a simple rISA feature with severe restrictions on register accessibility. We present a compiler-in-the-loop Design Space Exploration framework that is capable of exploring various interesting rISA designs. We also present experimental results using this framework and show rISA designs that improve on the code size reduction obtained by existing rISA architectures.