Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language

Authors:
Prabhat Mishra;Ashok Halambi;Peter Grun;Nikil Dutt;Alex Nicolau;Hiroyuki Tomiyama
Affiliations:
Center for Embedded Computer Systems, University of California, Irvine, CA;Center for Embedded Computer Systems, University of California, Irvine, CA;Center for Embedded Computer Systems, University of California, Irvine, CA;Center for Embedded Computer Systems, University of California, Irvine, CA;Center for Embedded Computer Systems, University of California, Irvine, CA;Inst. of Systems & Information Tech., Fukuoka 814-0001, Japan
Venue:
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Year:
2002

Citing 8
Cited 2

Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Architecture validation for processors

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Formal verification of pipeline control using controlled token nets and abstract interpretation

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Verification of in-order execution in pipelined processors

HLDVT '00 Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00)
Automatic Validation of Pipeline Specifications

HLDVT '01 Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01)
Processor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)

A Top-Down Methodology for Microprocessor Validation

IEEE Design & Test
Processor Description Languages

Processor Description Languages

Quantified Score

Hi-index	0.00

Visualization

Abstract

Verification is one of the most complex and expensive tasks in the current Systems-on-Chip (SOC) design process. Many existing approaches employ a bottom-up approach to pipeline validation, where the functionality of an existing pipelined processor is, in essence, reverse-engineered from its RT-level implementation. Our approach leverages the system architect's knowledge about the behavior of the pipelined architecture, through Architecture Description Language (ADL) constructs, and thus allows a powerful top-down approach to pipeline validation. This paper addresses automatic validation of processor, memory, and co-processor pipelines described in an ADL. We present a graph-based modeling of architectures which captures both structure and behavior of the architecture. Based on this model, we present formal approaches for automatic validation of the architecture described in the ADL. We applied our methodology to verify several realistic architectures from different architectural domains to demonstrate the usefulness of our approach.