Compaan: deriving process networks from Matlab for embedded signal processing architectures

Authors:
Bart Kienhuis;Edwin Rijpkema;Ed Deprettere
Affiliations:
UC Berkeley, Cory Hall 524, Berkeley, California;Leiden University, P.O. Box 9512, Leiden, The Netherlands;Leiden University, P.O. Box 9512, Leiden, The Netherlands
Venue:
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Year:
2000

Citing 6
Cited 48

VLSI array processors

VLSI array processors
The construction of a retargetable simulator for an architecture template

Proceedings of the 6th international workshop on Hardware/software codesign
Parametric Analysis of Polyhedral Iteration Spaces

Journal of VLSI Signal Processing Systems - Special issue on application specific systems, architectures and processors
The XML handbook

The XML handbook
A strategy for determining a Jacobi specific dataflow processor

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
PROPHID: a data-driven multi-processor architecture for high-performance DSP

EDTC '97 Proceedings of the 1997 European conference on Design and Test

Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Structured Scheduling of Recurrence Equations: Theory and Practice

Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Multi-periodic Process Networks: Prototyping and Verifying Stream-Processing Systems

Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Modeling Stream-Based Applications Using the SBF Model of Computation

Journal of VLSI Signal Processing Systems
Structured scheduling of recurrence equations: theory and practice

Embedded processor design challenges
Algorithmic transformation techniques for efficient exploration of alternative application instances

Proceedings of the tenth international symposium on Hardware/software codesign
Deriving process networks from weakly dynamic applications in system-level design

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Lattice-based memory allocation

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
System Design Using Kahn Process Networks: The Compaan/Laura Approach

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Application-domain-driven system design for pervasive video processing

Ambient intelligence
Translating affine nested-loop programs to process networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Solving Out-of-Order Communication in Kahn Process Networks

Journal of VLSI Signal Processing Systems
Lattice-Based Memory Allocation

IEEE Transactions on Computers
Requirements for Interfacing IP-Components in Re-configurable Platforms

Journal of VLSI Signal Processing Systems
The Molen compiler for reconfigurable processors

ACM Transactions on Embedded Computing Systems (TECS)
Automatic mapping of nested loops to FPGAS

Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming
Classifying interprocess communication in process network representation of nested-loop programs

ACM Transactions on Embedded Computing Systems (TECS) - SPECIAL ISSUE SCOPES 2005
Interactive presentation: A process splitting transformation for Kahn process networks

Proceedings of the conference on Design, automation and test in Europe
Automatic partitioning and mapping of stream-based applications onto the Intel IXP Network processor

SCOPES '07 Proceedingsof the 10th international workshop on Software & compilers for embedded systems
A practical dynamic single assignment transformation

ACM Transactions on Design Automation of Electronic Systems (TODAES)
pn: a tool for improved derivation of process networks

EURASIP Journal on Embedded Systems
Dataflow-based mapping of computer vision algorithms onto FPGAs

EURASIP Journal on Embedded Systems
Master Interface for On-chip Hardware Accelerator Burst Communications

Journal of VLSI Signal Processing Systems
A framework for system-level modeling and simulation of embedded systems architectures

EURASIP Journal on Embedded Systems
Analyzing concurrency in streaming applications

Journal of Systems Architecture: the EUROMICRO Journal
A domain specific interconnect for reconfigurable computing

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
Highly-cited ideas in system codesign and synthesis

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
A reindexing based approach towards mapping of DAG with affine schedules onto parallel embedded systems

Journal of Parallel and Distributed Computing
A holistic approach for tightly coupled reconfigurable parallel processors

Microprocessors & Microsystems
Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing

Microprocessors & Microsystems
Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Design Trade-offs in Customized On-chip Crossbar Schedulers

Journal of Signal Processing Systems
Systematic customization of on-chip crossbar interconnects

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
A H.264 decoder: a design style comparison case study

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Cool MPSoC programming

Proceedings of the Conference on Design, Automation and Test in Europe
A data parallel view on polyhedral process networks

Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems
KPN2GPU: an approach for discovery and exploitation of fine-grain data parallelism in process networks

ACM SIGARCH Computer Architecture News
Automatic FIR filter generation for FPGAs

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
FPL-3E: towards language support for reconfigurable packet processing

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
ESL Design and Verification: A Prescription for Electronic System Level Methodology

ESL Design and Verification: A Prescription for Electronic System Level Methodology
Designing parameterized signal processing ips for high level synthesis in a model based design environment

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
DART--a High Level Software-Defined Radio Platform Model for Developing the Run-Time Controller

Journal of Signal Processing Systems
FPGA-specific synthesis of loop-nests with pipelined computational cores

Microprocessors & Microsystems
A compiler infrastructure for embedded heterogeneous MPSoCs

Proceedings of the 2013 International Workshop on Programming Models and Applications for Multicores and Manycores
Expandable process networks to efficiently specify and explore task, data, and pipeline parallelism

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
A unified execution model for multiple computation models of streaming applications on a composable MPSoC

Journal of Systems Architecture: the EUROMICRO Journal
HEAP: A Highly Efficient Adaptive multi-Processor framework

Microprocessors & Microsystems
A compiler infrastructure for embedded heterogeneous MPSoCs

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the Compaan tool that automatically transforms a nested loop program written in Matlab into a process network specification. The process network model of computation fits better with the new emerging kind of embedded architectures that use coprocessors. Process networks can describe both fine-grained and coarse-grained parallelism, making the mapping of the applications easier.