Systematic customization of on-chip crossbar interconnects

Authors:
Jae Young Hur;Todor Stefanov;Stephan Wong;Stamatis Vassiliadis
Affiliations:
Computer Engineering Lab., TU Delft, The Netherlands;Leiden Embedded Research Center, Leiden University, The Netherlands;Computer Engineering Lab., TU Delft, The Netherlands;Computer Engineering Lab., TU Delft, The Netherlands
Venue:
ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Year:
2007

Citing 15
Cited 3

Compaan: deriving process networks from Matlab for embedded signal processing architectures

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Analyzing On-Chip Communication in a MPSoC Environment

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip

IEEE Transactions on Parallel and Distributed Systems
An Application-Specific Design Methodology for STbus Crossbar Generation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
HERMES: an infrastructure for low area overhead packet-switching networks on chip

Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
Run-time support for heterogeneous multitasking on reconfigurable SoCs

Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
LiPaR: A light-weight parallel router for FPGA-based networks-on-chip

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings of the 42nd annual Design Automation Conference
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
A low complexity heuristic for design of custom network-on-chip architectures

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
Packet Switched vs. Time Multiplexed FPGA Overlay Networks

FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Multi-processor system design with ESPAM

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Design of high-performance system-on-chips using communication architecture tuners

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Design Trade-offs in Customized On-chip Crossbar Schedulers

Journal of Signal Processing Systems
A unified execution model for multiple computation models of streaming applications on a composable MPSoC

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identical physical topologies to logical topologies for given applications. The network has been implemented with parameterized switches, dynamically multiplexed by a traffic controller. Considering practical media applications, a multiprocessor system combined with the presented network has been integrated and prototyped in Virtex-II Pro FPGA using the ESPAM design environment. The experiment shows that the network realizes on-demand traffic patterns, occupies on average 59% less area, and maintains performance comparable with a conventional crossbar.