Design of high-performance system-on-chips using communication architecture tuners

Authors:
K. Lahiri;A. Raghunathan;G. Lakshminarayana;S. Dey
Affiliations:
NEC Labs. America, Princeton, NJ, USA;-;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 7

An Application-Specific Design Methodology for STbus Crossbar Generation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings of the 42nd annual Design Automation Conference
System level design paradigms: Platform-based design and communication synthesis

Proceedings of the 41st annual Design Automation Conference
Dynamically reconfigurable hardware-software architecture for partitioning networking functions on the SoC platform

Journal of Systems and Software
Systematic customization of on-chip crossbar interconnects

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC)

Microprocessors & Microsystems
Integrating real-time inter-task communication channels into hardware-software codesign

Microprocessors & Microsystems

Quantified Score

Hi-index	0.03

Visualization

Abstract

In this paper, we present a methodology for the design of high-performance system-on-chip communication architectures. The approach is based on the addition of a layer of circuitry called the communication architecture tuner (CAT) layer around an existing communication architecture topology. The added layer provides a system with the capability of adapting to runtime variability in the communication needs of its constituent components. For example, more critical data may be handled differently, leading to lower communication latencies. The CAT associated with each component monitors its internal state, analyzes the communication transactions it generates, and "predicts" the relative importance of the transactions in terms of their impact on system-level performance metrics. It then configures the protocol parameters of the underlying communication architecture (e.g., priorities, burst modes, etc.) to best suit the system's changing communication needs. We illustrate the issues and tradeoffs involved in the design of CAT-based communication architectures, and present algorithms that automate the key steps. Experiments with example systems indicate that performance metrics (e.g., number of missed deadlines, average processing time) for systems with CAT-based communication architectures are significantly (sometimes over an order of magnitude) better than those with conventional communication architectures.