Compaan: deriving process networks from Matlab for embedded signal processing architectures
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Design and programming of embedded multiprocessors: an interface-centric approach
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
SystemC-VHDL Co-Simulation and Synthesis in the HW Domain
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Efficient On-Chip Communications for Data-Flow IPs
ASAP '04 Proceedings of the Application-Specific Systems, Architectures and Processors, 15th IEEE International Conference
Strategies for the integration of hardware and software IP components in embedded systems-on-chip
Integration, the VLSI Journal - Special issue: IP and design reuse
HIBI Communication Network for System-on-Chip
Journal of VLSI Signal Processing Systems
Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing
| Hi-index | 0.00 |
When mapping large and high-throughput signal processing applications onto heterogeneous platforms, parts of these applications are assigned to re-configurable components. Automating such mappings without delving deep into details implies the (re-) use of IP components. When it comes to 1) relying on IP components in system-level and (re-configurable) platform-based design, and 2) porting of such designs across platforms, it is not well known how to integrate both IP libraries and portability requirements into the design flow. To investigate these uncertainties, we have conducted four case studies around the (re-)use and interfacing of IP components. One is focusing on the porting issue, one is dealing with a new automated task-level mapping method, one is evaluating a HW-SW commercially available co-design method, and one is about standardization of interfaces for IP wrapping. The case studies reveal the weakness of otherwise highly desirable system-level design methods when evaluated with respect to fast, accurate, and systematic IP integration.