Algorithmic transformation techniques for efficient exploration of alternative application instances

Authors:
Todor Stefanov;Bart Kienhuis;Ed Deprettere
Affiliations:
Leiden University, The Netherlands;Leiden University, The Netherlands;Leiden University, The Netherlands
Venue:
Proceedings of the tenth international symposium on Hardware/software codesign
Year:
2002

Citing 8
Cited 20

Scanning polyhedra with DO loops

PPOPP '91 Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming
The construction of a retargetable simulator for an architecture template

Proceedings of the 6th international workshop on Hardware/software codesign
Advanced compiler design and implementation

Advanced compiler design and implementation
Compaan: deriving process networks from Matlab for embedded signal processing architectures

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Algorithms for Statistical Signal Processing

Algorithms for Statistical Signal Processing
A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems

Journal of VLSI Signal Processing Systems - Special issue on signal processing systems design and implementation
System level design with spade: an M-JPEG case study

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Exact partitioning of affine dependence algorithms

Embedded processor design challenges

Modeling Stream-Based Applications Using the SBF Model of Computation

Journal of VLSI Signal Processing Systems
System Design Using Kahn Process Networks: The Compaan/Laura Approach

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Translating affine nested-loop programs to process networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Interactive presentation: A process splitting transformation for Kahn process networks

Proceedings of the conference on Design, automation and test in Europe
Automatic partitioning and mapping of stream-based applications onto the Intel IXP Network processor

SCOPES '07 Proceedingsof the 10th international workshop on Software & compilers for embedded systems
Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures

Proceedings of the 44th annual Design Automation Conference
A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
A framework for system-level modeling and simulation of embedded systems architectures

EURASIP Journal on Embedded Systems
Calibration of abstract performance models for system-level design space exploration

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
On compile-time evaluation of process partitioning transformations for Kahn process networks

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A H.264 decoder: a design style comparison case study

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Throughput modeling to evaluate process merging transformations in polyhedral process networks

Proceedings of the Conference on Design, Automation and Test in Europe
Automated synthesis of streaming C applications to process networks in hardware

Proceedings of the Conference on Design, Automation and Test in Europe
Exploiting application data-parallelism on dynamically reconfigurable architectures: placement and architectural considerations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A case for visualization-integrated system-level design space exploration

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Efficient Loop Scheduling for Chip Multiprocessors with Non-Volatile Main Memory

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Following the Y-chart paradigm for designing a system, an application and an architecture are modeled separately and mapped onto each other in an explicit design step. Next, a performance analysis for alternative application instances, architecture instances and mappings has to be done, thereby exploring the design space of the target system. Deriving alternative application instances is not trivially done. Nevertheless, many instances of a single application exist that are worth to be derived for exploration. In this paper, we present algorithmic transformation techniques for systematic and fast generation of alternative application instances that express task-level concurrency hidden in an application in some degree of explicitness. These techniques help a system designer to speedup significantly the design space exploration process.