Performance prediction of parallel processing systems: the PAMELA methodology
ICS '93 Proceedings of the 7th international conference on Supercomputing
Trace-driven memory simulation: a survey
ACM Computing Surveys (CSUR)
An efficient implementation of reactivity for modeling hardware in the scenic design environment
DAC '97 Proceedings of the 34th annual Design Automation Conference
Hardware-software co-design of embedded systems: the POLIS approach
Hardware-software co-design of embedded systems: the POLIS approach
YAPI: application modeling for signal processing systems
Proceedings of the 37th Annual Design Automation Conference
Fast performance analysis of bus-based system-on-chip communication architectures
ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
MPEG Video Compression Standard
MPEG Video Compression Standard
JPEG Still Image Data Compression Standard
JPEG Still Image Data Compression Standard
An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures
ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
An object-oriented design process for system-on-chip using UML
Proceedings of the 15th international symposium on System Synthesis
An Overview of Methodologies and Tools in the Field of System-Level Design
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Towards Efficient Design Space Exploration of Heterogeneous Embedded Media Systems
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Translating Imperative Affine Nested Loop Programs into Process Networks
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Towards efficient design space exploration of heterogeneous embedded media systems
Embedded processor design challenges
An overview of methodologies and tools in the field of system-level design
Embedded processor design challenges
Translating imperative affine nested loop programs into process networks
Embedded processor design challenges
Algorithmic transformation techniques for efficient exploration of alternative application instances
Proceedings of the tenth international symposium on Hardware/software codesign
Deriving process networks from weakly dynamic applications in system-level design
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
System Design Using Kahn Process Networks: The Compaan/Laura Approach
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Tuning SoC platforms for multimedia processing: identifying limits and tradeoffs
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Solving Out-of-Order Communication in Kahn Process Networks
Journal of VLSI Signal Processing Systems
A structural approach to quasi-static schedulability analysis of communicating concurrent programs
Proceedings of the 5th ACM international conference on Embedded software
pn: a tool for improved derivation of process networks
EURASIP Journal on Embedded Systems
SoCDAL: System-on-chip design AcceLerator
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Cache-aware timing analysis of streaming applications
Real-Time Systems
Schedulability Analysis of Petri Nets Based on Structural Properties
Fundamenta Informaticae - Application of Concurrency to System Design (ACSD'06)
Fast and accurate performance simulation of embedded software for MPSoC
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
ARCS'10 Proceedings of the 23rd international conference on Architecture of Computing Systems
System-on-chip verification process using UML
UML'04 Proceedings of the 2004 international conference on UML Modeling Languages and Applications
System-on-chip verification process using UML
UML Modeling Languages and Applications
Schedulability Analysis of Petri Nets Based on Structural Properties
Fundamenta Informaticae - Application of Concurrency to System Design (ACSD'06)
Towards self-adaptive KPN applications on NoC-based MPSoCs
Advances in Software Engineering
Hi-index | 0.00 |
In this paper we present and evaluate the Spade (System level Performance Analysis and Design space Exploration) methodology through an illustrative case study. Spade is a method and tool for architecture exploration of heterogeneous signal processing systems. In this case study we start from an M-JPEG application and use Spade to evaluate alternative multi-processor architectures for implementing this application. Spade follows the Y-chart paradigm for system level design; application and architecture are modeled separately and mapped onto each other in an explicit design step. Spade permits architectures to be modeled at an abstract level using a library of generic building blocks, thereby reducing the cost of model construction and simulation. The case study shows that Spade supports efficient exploration of candidate architectures; models can be easily constructed, modified and simulated in order to quickly evaluate alternative system implementations.