Translating Imperative Affine Nested Loop Programs into Process Networks

Authors:
Ed F. Deprettere;Edwin Rijpkema;Bart Kienhuis
Affiliations:
-;-;-
Venue:
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Year:
2002

Citing 5
Cited 1

The Unified Modeling Language user guide

The Unified Modeling Language user guide
Discrete Math

Discrete Math
A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems

Journal of VLSI Signal Processing Systems - Special issue on signal processing systems design and implementation
System level design with spade: an M-JPEG case study

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Parametric Analysis of Polyhedral Iteration Spaces

ASAP '96 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors

A H.264 decoder: a design style comparison case study

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Specification of signal processing applications in terms of executable process networks is indispensable when these applications are to be mapped on parallel running processing units. The specifications are typically not given as process networks but as imperative programs. Translating imperative programs to process networks is thus necessary. This can be done, be it that some restrictions on the imperative programs have to be imposed: they have to be affine nested loop programs.