Trace-driven memory simulation: a survey

  • Authors:
  • Richard A. Uhlig;Trevor N. Mudge

  • Affiliations:
  • Intel Microcomputer Research Lab, Hillsboro, OR;Univ. of Michigan, Ann Arbor

  • Venue:
  • ACM Computing Surveys (CSUR)
  • Year:
  • 1997

Quantified Score

Hi-index 0.01

Visualization

Abstract

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasingly important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trace-driven methods, and then applies these criteria to describe, categorize, and compare over 50 trace-driven simulation tools. We discuss the strengths and weaknesses of different approaches and show that no single method is best when all criteria, including accuracy, speed, memory, flexibility, portability, expense, and ease of use are considered. In a concluding section, we examine fundamental limitations to trace-driven simulation, and survey some recent developments in memory simulation that may overcome these bottlenecks.