Automated testability enhancements for logic brick libraries
Proceedings of the conference on Design, automation and test in Europe
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
An efficient test vector generation for checking analog/mixed-signal functional models
Proceedings of the 47th Design Automation Conference
ESL Design and Verification: A Prescription for Electronic System Level Methodology
ESL Design and Verification: A Prescription for Electronic System Level Methodology
Hi-index | 0.00 |