A framework for compiler driven design space exploration for embedded system customization

Authors:
Krishna V. Palem;Lakshmi N. Chakrapani;Sudhakar Yalamanchili
Affiliations:
Center for Research on Embedded Systems and Technology, Georgia Institute of Technology, Atlanta, GA;Center for Research on Embedded Systems and Technology, Georgia Institute of Technology, Atlanta, GA;Center for Research on Embedded Systems and Technology, Georgia Institute of Technology, Atlanta, GA
Venue:
ASIAN'04 Proceedings of the 9th Asian Computing Science conference on Advances in Computer Science: dedicated to Jean-Louis Lassez on the Occasion of His 5th Cycle Birthday
Year:
2004

Citing 16
Cited 2

Compiler optimizations for improving data locality

ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
Cache-conscious structure definition

Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation
Data prefetch mechanisms

ACM Computing Surveys (CSUR)
A compiler approach to fast hardware design space exploration in FPGA-based systems

PLDI '02 Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation
Design space optimization of embedded memory systems via data remapping

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Baring It All to Software: Raw Machines

Computer
A Loop Transformation Theory and an Algorithm to Maximize Parallelism

IEEE Transactions on Parallel and Distributed Systems
Data remapping for design space optimization of embedded memory systems

ACM Transactions on Embedded Computing Systems (TECS)
Compiler Optimizations for Adaptive EPIC Processors

EMSOFT '01 Proceedings of the First International Workshop on Embedded Software
HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

Proceedings of the tenth international symposium on Hardware/software codesign
Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture

Proceedings of the 30th annual international symposium on Computer architecture
High-level Optimization in a Silicon Compiler

High-level Optimization in a Silicon Compiler
Adaptive explicitly parallel instruction computing

Adaptive explicitly parallel instruction computing
Structured ASICs: Opportunities and Challenges

ICCD '03 Proceedings of the 21st International Conference on Computer Design
Single Assignment C: efficient support for high-level array operations in a functional setting

Journal of Functional Programming
Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Trimaran: an infrastructure for research in instruction-level parallelism

LCPC'04 Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing
ESL Design and Verification: A Prescription for Electronic System Level Methodology

ESL Design and Verification: A Prescription for Electronic System Level Methodology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Designing custom solutions has been central to meeting a range of stringent and specialized needs of embedded computing, along such dimensions as physical size, power consumption, and performance that includes real-time behavior. For this trend to continue, we must find ways to overcome the twin hurdles of rising non-recurring engineering (NRE) costs and decreasing time-to-market windows by providing major improvements in designer productivity. This paper presents compiler directed design space exploration as a framework for articulating, formulating, and implementing global optimizations for embedded systems customization, where the design space is spanned by parametric representations of both candidate compiler optimizations and architecture parameters, and the navigation of the design space is driven by quantifiable, machine independent metrics. This paper describes the elements of such a framework and an example of its application.