Scalable custom instructions identification for instruction-set extensible processors

Authors:
Pan Yu;Tulika Mitra
Affiliations:
National University of Singapore, Republic of Singapore;National University of Singapore, Republic of Singapore
Venue:
Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2004

Citing 15
Cited 53

Reverse search for enumeration

Discrete Applied Mathematics - Special volume: first international colloquium on graphs and optimization (GOI), 1992
Lx: a technology platform for customizable VLIW embedded processing

Proceedings of the 27th annual international symposium on Computer architecture
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
Data Structures and Algorithms

Data Structures and Algorithms
Instruction generation and regularity extraction for reconfigurable processors

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Xtensa: A Configurable and Extensible Processor

IEEE Micro
Efficient instruction encoding for automatic instruction set design of configurable ASIPs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

Proceedings of the tenth international symposium on Hardware/software codesign
Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
Adaptive explicitly parallel instruction computing

Adaptive explicitly parallel instruction computing
Processor Acceleration Through Automated Instruction Set Customization

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Application-specific instruction generation for configurable processor architectures

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Characterizing embedded applications for instruction-set extensible processors

Proceedings of the 41st annual Design Automation Conference
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Satisfying real-time constraints with custom instructions

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
An integer linear programming approach for identifying instruction-set extensions

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Exploiting pipelining to relax register-file port constraints of instruction-set extensions

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
A design flow for configurable embedded processors based on optimized instruction set extension synthesis

Proceedings of the conference on Design, automation and test in Europe: Proceedings
RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Exploiting forwarding to improve data bandwidth of instruction-set extensions

Proceedings of the 43rd annual Design Automation Conference
Automatic selection of application-specific instruction-set extensions

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Code transformation strategies for extensible embedded processors

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Supporting multiple-input, multiple-output custom functions in configurable processors

Journal of Systems Architecture: the EUROMICRO Journal
Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor

Proceedings of the conference on Design, automation and test in Europe
Optimizing instruction-set extensible processors under data bandwidth constraints

Proceedings of the conference on Design, automation and test in Europe
Polynomial-time subgraph enumeration for automated instruction set extension

Proceedings of the conference on Design, automation and test in Europe
Instruction-set customization for real-time embedded systems

Proceedings of the conference on Design, automation and test in Europe
Rethinking custom ISE identification: a new processor-agnostic method

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Custom code generation for soft processors

ACM SIGARCH Computer Architecture News - Special issue on the 2006 reconfigurable and adaptive architecture workshop
Increasing data-bandwidth to instruction-set extensions through register clustering

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Pattern-based behavior synthesis for FPGA resource reduction

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Fast, quasi-optimal, and pipelined instruction-set extensions

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
An architecture framework for an adaptive extensible processor

The Journal of Supercomputing
The Instruction-Set Extension Problem: A Survey

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Speculative DMA for architecturally visible storage in instruction set extensions

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Rapid design of area-efficient custom instructions for reconfigurable embedded processing

Journal of Systems Architecture: the EUROMICRO Journal
Recurrence-aware instruction set selection for extensible embedded processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A design flow for architecture exploration and implementation of partially reconfigurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Note: On the number of connected convex subgraphs of a connected acyclic digraph

Discrete Applied Mathematics
Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs)

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Fast enumeration of maximal valid subgraphs for custom-instruction identification

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Evaluating design trade-offs in customizable processors

Proceedings of the 46th Annual Design Automation Conference
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
Design-space exploration of resource-sharing solutions for custom instruction set extensions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
A linear complexity algorithm for the generation of multiple input single output instructions of variable size

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
A novel multi-objective instruction synthesis flow for application-specific instruction set processors

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis

Proceedings of the Conference on Design, Automation and Test in Europe
Algorithms for the automatic extension of an instruction-set

Proceedings of the Conference on Design, Automation and Test in Europe
Runtime reconfiguration of custom instructions for real-time embedded systems

Proceedings of the Conference on Design, Automation and Test in Europe
Co-synthesis of FPGA-based application-specific floating point simd accelerators

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Instruction-Set Extension Problem: A Survey

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
An efficient algorithm for custom instruction enumeration

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
An efficient algorithm for isomorphism-aware custom instruction identification for extensible processors

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
M2E: a multiple-input, multiple-output function extension for RISC-Based extensible processors

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Accelerating loops for coarse grained reconfigurable architectures using instruction extensions

Proceedings of the 2011 ACM Symposium on Research in Applied Computation
Instruction set architectural guidelines for embedded packet-processing engines

Journal of Systems Architecture: the EUROMICRO Journal
Exact custom instruction enumeration for extensible processors

Integration, the VLSI Journal
On the feasibility and limitations of just-in-time Instruction set extension for FPGA-based reconfigurable processors

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
Loop acceleration exploration for ASIP architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA

ACM Transactions on Architecture and Code Optimization (TACO)
Accelerating an application domain with specialized functional units

ACM Transactions on Architecture and Code Optimization (TACO)
A just-in-time customizable processor

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. However, it is computationally expensive to automatically select the optimal set of custom instructions. Therefore, heuristic techniques are often employed to quickly search the design space. In this paper, we present an efficient algorithm for exact enumeration of all possible candidate instructions given the dataflow graph (DFG) corresponding to a code fragment. Even though this is similar to the "subgraph enumeration" problem (which is exponential), we find that most subgraphs are not feasible candidates for various reasons. In fact, the number of candidates is quite small compared to the size of the DFG. Compared to previous approaches, our technique achieves orders of magnitude speedup in enumerating these candidate custom instructions for very large DFGs.