An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit

Authors:
Farhad Mehdipour;Hamid Noori;Morteza Saheb Zamani;Kazuaki Murakami;Mehdi Sedighi;Koji Inoue
Affiliations:
Computer and IT Engineering Department, Amirkabir University of Technology, Tehran, Iran;Department of Informatics, Graduate School of Information Science and Electrical Engineering, Kyushu University, Japan;Computer and IT Engineering Department, Amirkabir University of Technology, Tehran, Iran;Department of Informatics, Graduate School of Information Science and Electrical Engineering, Kyushu University, Japan;Computer and IT Engineering Department, Amirkabir University of Technology, Tehran, Iran;Department of Informatics, Graduate School of Information Science and Electrical Engineering, Kyushu University, Japan
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 11
Cited 3

A high-performance microarchitecture with hardware-programmable functional units

MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers

IEEE Transactions on Computers
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
A dynamic instruction set computer

FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Characterizing embedded applications for instruction-set extensible processors

Proceedings of the 41st annual Design Automation Conference
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture

An architecture framework for an adaptive extensible processor

The Journal of Supercomputing
Hierarchical loop partitioning for rapid generation of runtime configurations

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Extensible processors allow customization for an application by extending the core instruction set architecture. Extracting appropriate custom instructions is an important phase for implementing an application on an extensible processor with a reconfigurable functional unit. Custom instructions (CIs) usually are extracted from critical portions of applications. This paper presents approaches for CI generation with respect to the RFU constraints to improve speedup of the extensible processor. First, our proposed RFU architecture for an adaptive dynamic extensible processor called AMBER is described. Then, an integrated temporal partitioning and mapping framework is presented to partition and map the CIs on the RFU. In this framework, a mapping aware temporal partitioning algorithm is used to generate CIs which are mappable on the RFU. Temporal partitioning iterates and modifies partitions incrementally to generate CIs. In addition, a mapping algorithm is presented which supports CIs with critical path length more than the RFU depth.