A dynamic instruction set computer

Authors:
M. J. Wirthlin
Affiliations:
-
Venue:
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Year:
1995

Citing 5
Cited 78

Flexible processors: a promising application-specific processor design approach

MICRO 21 Proceedings of the 21st annual workshop on Microprogramming and microarchitecture
Quantitative measurements of FPGA utility in special and general purpose processors

Journal of VLSI Signal Processing Systems - Special issue on field-programmable gate arrays
Dynamic reconfiguration of FPGAs

Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs
Processor reconfiguration through instruction-set metamorphosis

Computer
Dynamic Problem-Oriented Redefinition of Computer Architecture via Microprogramming

IEEE Transactions on Computers

Entropy, counting, and programmable interconnect

Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
DPGA utilization and application

Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
Configuration prefetch for single context reconfigurable coprocessors

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
Active pages: a computation model for intelligent memory

Proceedings of the 25th annual international symposium on Computer architecture
Don't Care discovery for FPGA configuration compression

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Computer Vision Algorithms on Reconfigurable Logic Arrays

IEEE Transactions on Parallel and Distributed Systems
PipeRench: a co/processor for streaming multimedia acceleration

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation

Journal of VLSI Signal Processing Systems - special issue on multimedia signal processing
Dynamically reconfigurable architecture for image processor applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Hardware compilation for FPGA-based configurable computing machines

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A C compiler for a processor with a reconfigurable functional unit

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
Architectures and compilers to support reconfigurable computing

Crossroads
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Design-Space Exploration for Block-Processing Based TemporalPartitioning of Run-Time Reconfigurable Systems

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Automatic Compilation of Loops to Exploit Operator Parallelism on Configurable Arithmetic Logic Units

IEEE Transactions on Parallel and Distributed Systems
Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Configuration relocation and defragmentation for run-time reconfigurable computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Seeking Solutions in Configurable Computing

Computer
Fast Template Placement for Reconfigurable Computing Systems

IEEE Design & Test
Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic

IEEE Design & Test
A Self-Repairing Execution Unit for Microprogrammed Processors

IEEE Micro
Reconfigurable Instruction Set Processors from a Hardware/Software Perspective

IEEE Transactions on Software Engineering
Automatic Analysis of Loops to Exploit Operator Parallelism on Reconfigurable Systems

LCPC '98 Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing
Dynamically Reconfigurable Cores

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Run-Time Optimized Reconfiguration Using Instruction Forecasting

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
REFLIX: A Processor Core for Reactive Embedded Applications

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A Reconfigurable Processor Architecture

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Field-Programmable Custom Computing Machines - A Taxonomy -

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A 90k Gate ``CLB'' for Parallel Distributed Computing

IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Dynamic hardware/software partitioning: a first approach

Proceedings of the 40th annual Design Automation Conference
Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Macro-instruction generation for dynamic logic caching

RSP '97 Proceedings of the 8th International Workshop on Rapid System Prototyping (RSP '97) Shortening the Path from Specification to Prototype
Reconfigurable Computing

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
A Fast Macro Based Compilation Methodology for Partially Reconfigurable FPGA Designs

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
A Family of Self-Repair SRAM Cores

IOLTW '00 Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW)
Variable Instruction Set Architecture and Its Compiler Support

IEEE Transactions on Computers
Processor Acceleration Through Automated Instruction Set Customization

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Custom Wide Counterflow Pipelines for High-Performance Embedded Applications

IEEE Transactions on Computers
A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning

Proceedings of the conference on Design, automation and test in Europe - Volume 1
The chimaera reconfigurable functional unit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Spatial computation

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey

Journal of VLSI Signal Processing Systems
An Instruction-Level Distributed Processor for Symmetric-Key Cryptography

IEEE Transactions on Parallel and Distributed Systems
REPLICA: A Bitstream Manipulation Filter for Module Relocation in Partial Reconfigurable Systems

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Automated Custom Instruction Generation for Domain-Specific Processor Acceleration

IEEE Transactions on Computers
Exploring the design space of LUT-based transparent accelerators

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Run-time reconfigurable systems for digital signal processing applications: a survey

Journal of VLSI Signal Processing Systems
Low power data processing system with self-reconfigurable architecture

Journal of Systems Architecture: the EUROMICRO Journal
A partitioning methodology that optimises the area on reconfigurable real-time embedded systems

EURASIP Journal on Applied Signal Processing
Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing

HPRCTA '07 Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07
Accelerated AES implementations via generalized instruction set extensions

Journal of Computer Security - The Third IEEE International Symposium on Security in Networks and Distributed Systems
Design, Debug, Deploy: The Creation of Configurable Computing Applications

Journal of Signal Processing Systems
Interconnect customization for a hardware fabric

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Rapid design of area-efficient custom instructions for reconfigurable embedded processing

Journal of Systems Architecture: the EUROMICRO Journal
SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems

ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Runtime Adaptive Extensible Embedded Processors -- A Survey

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
Compiling for reconfigurable computing: A survey

ACM Computing Surveys (CSUR)
Dynamically managed multithreaded reconfigurable architectures for chip multiprocessors

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Hardware parallelism vs. software parallelism

HotPar'09 Proceedings of the First USENIX conference on Hot topics in parallelism
Enhancing the performance of symmetric-key cryptography via instruction set extensions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Instruction-Set Extension Problem: A Survey

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
An integrated temporal partitioning and mapping framework for handling custom instructions on a reconfigurable functional unit

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
A reconfigurable computing platform for real time embedded applications

Microprocessors & Microsystems
Design and analysis of adaptive processor

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Selective instruction set muting for energy-aware adaptive processors

Proceedings of the International Conference on Computer-Aided Design
FMRPU: design of fine-grain multi-context reconfigurable processing unit

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Morphable structures for reconfigurable instruction set processors

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Occam-pi for programming of massively parallel reconfigurable architectures

International Journal of Reconfigurable Computing
On the feasibility and limitations of just-in-time Instruction set extension for FPGA-based reconfigurable processors

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
A dynamic hardware generation mechanism based on partial evaluation

DCC'96 Proceedings of the 3rd international conference on Designing Correct Circuits
Ingredients of adaptability: a survey of reconfigurable processors

VLSI Design

Quantified Score

Hi-index	0.02

Visualization

Abstract

Abstract: A dynamic instruction set computer (DISC) has been developed that supports demand-driven modification of its instruction set. Implemented with partially reconfigurable FPGAs, DISC treats instructions as removable modules paged in and out through partial reconfiguration as demanded by the executing program. Instructions occupy FPGA resources only when needed and FPGA resources can be reused to implement an arbitrary number of performance-enhancing application-specific instructions. DISC further enhances the functional density of FPGAs by physically relocating instruction modules to available FPGA space.