Sequencing run-time reconfigured hardware with software
Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Configuration Caching Management Techniques for Reconfigurable Computing
FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Performance and Overhead in a Hybrid Reconfigurable Computer
IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Design methodologies for partially reconfigured systems
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
A dynamic instruction set computer
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Analytical modeling of high performance reconfigurable computers: prediction and analysis of system performance
Guest Editors' Introduction: Identity Management
IEEE Internet Computing
Reconfigurable computing with multiscale data fusion for remote sensing
Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Families of FPGA-based accelerators for approximate string matching
Microprocessors & Microsystems
Runtime Partial Reconfiguration for Embedded Vector Processors
ITNG '07 Proceedings of the International Conference on Information Technology
Exploiting processing locality for adaptive computing systems
Exploiting processing locality for adaptive computing systems
Hi-index | 0.00 |
High-Performance Reconfigurable Computing (HPRC) systems have always been characterized by their high performance and flexibility. Flexibility has been traditionally exploited through the Run-Time Reconfiguration (RTR) provided by most of the available platforms. However, the RTR feature comes with the cost of high configuration overhead which might negatively impact the overall performance. Currently, modern FPGAs have more advanced mechanisms for reducing the configuration overheads, particularly Partial Run-Time Reconfiguration (PRTR). It has been perceived that PRTR on HPRC systems can be the trend for improving the performance. In this work, we will investigate the potential of PRTR on HPRC by formally analyzing the execution model and experimentally verifying our analytical findings by enabling PRTR for the first time, to the best of our knowledge, on one of the state-of-the-art HPRC systems, Cray XD1. Our approach is general and can be applied to any of the available HPRC systems. The paper will conclude with recommendations and conditions, based on our conceptual and experimental work, for the optimal utilization of PRTR as well as possible future usage in HPRC.