Hardware parallelism vs. software parallelism

Authors:
John A. Chandy;Janardhan Singaraju
Affiliations:
Department of Electrical & Computer Engineering, University of Connecticut;Department of Electrical & Computer Engineering, University of Connecticut
Venue:
HotPar'09 Proceedings of the First USENIX conference on Hot topics in parallelism
Year:
2009

Citing 13
Cited 0

A high-performance microarchitecture with hardware-programmable functional units

MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
PipeRench: a co/processor for streaming multimedia acceleration

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Factoring large numbers with programmable hardware

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
A C compiler for a processor with a reconfigurable functional unit

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Proceedings of the 27th annual international symposium on Computer architecture
Processor reconfiguration through instruction-set metamorphosis

Computer
The Garp Architecture and C Compiler

Computer
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
A dynamic instruction set computer

FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
Pre-Decoded CAMs for Efficient and High-Speed NIDS Pattern Matching

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Time Domain Numerical Simulation for Transient Waves on Reconfigurable Coprocessor Platform

FCCM '05 Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Synergistic Processing in Cell's Multicore Architecture

IEEE Micro
OpenFPGA CoreLib core library interoperability effort

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we explore the rationale for multicore parallelism and instead argue that a better use of transistors is to use reconfigurable hardware cores. The difficulty in achieving software parallelism means that new ways of exploiting the silicon real estate need to be explored. Hardware implementations can often expose much finer grained parallelism than possible with software implementations. We discuss some of the challenges from a design and system support perspective.