An efficient framework for dynamic reconfiguration of instruction-set customization

Authors:
Huynh Phung Huynh;Joon Edward Sim;Tulika Mitra
Affiliations:
National University of Singapore;National University of Singapore;National University of Singapore
Venue:
CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2007

Citing 20
Cited 14

Multilevel k-way partitioning scheme for irregular graphs

Journal of Parallel and Distributed Computing
A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs

SIAM Journal on Scientific Computing
Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers

IEEE Transactions on Computers
An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Hardware-software co-design of embedded reconfigurable architectures

Proceedings of the 37th Annual Design Automation Conference
Lx: a technology platform for customizable VLIW embedded processing

Proceedings of the 27th annual international symposium on Computer architecture
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Xtensa: A Configurable and Extensible Processor

IEEE Micro
Mapping Loops onto Reconfigurable Architectures

FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
Hardware-Software Codesign for Dynamically Reconfigurable Architectures

FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
Efficient instruction encoding for automatic instruction set design of configurable ASIPs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings of the 40th annual Design Automation Conference
Processor Acceleration Through Automated Instruction Set Customization

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Application-specific instruction generation for configurable processor architectures

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration

Proceedings of the 42nd annual Design Automation Conference
Compiler optimization of embedded applications for an adaptive SoC architecture

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Identifying hierarchical structure in sequences: a linear-time algorithm

Journal of Artificial Intelligence Research

Run-time system for an extensible embedded processor with dynamic instruction set

Proceedings of the conference on Design, automation and test in Europe
The Instruction-Set Extension Problem: A Survey

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Rapid design of area-efficient custom instructions for reconfigurable embedded processing

Journal of Systems Architecture: the EUROMICRO Journal
Efficient resource utilization for an extensible processor through dynamic instruction set adaptation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Runtime Adaptive Extensible Embedded Processors -- A Survey

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Dynamically utilizing computation accelerators for extensible processors in a software approach

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
KAHRISMA: a novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture

Proceedings of the Conference on Design, Automation and Test in Europe
Runtime reconfiguration of custom instructions for real-time embedded systems

Proceedings of the Conference on Design, Automation and Test in Europe
The Instruction-Set Extension Problem: A Survey

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Adaptive resource management for simultaneous multitasking in mixed-grained reconfigurable multi-core processors

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Accelerating loops for coarse grained reconfigurable architectures using instruction extensions

Proceedings of the 2011 ACM Symposium on Research in Applied Computation
Energy efficient special instruction support in an embedded processor with compact isa

Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.01

Visualization

Abstract

We present an efficient framework for dynamic reconfiguration of application-specific instruction-set customization. A key component of this framework is an iterative algorithm for temporal and spatial partitioning of the loop kernels. Our algorithm maximizes performance gain of an application while taking into consideration the dynamic reconfiguration cost. It selects the appropriate custom instruction-sets for the loops and maps them into appropriate configurations. We model the temporal partitioning problem as a k-way graph partitioning problem. A dynamic programming based solution is used for the spatial partitioning. Comprehensive experimental results indicate that our iterative algorithm is highly scalable while producing optimal or near-optimal (99% of the optimal) performance gain.