Bounded-lifetime integrated circuits

Authors:
Puneet Gupta;Andrew B. Kahng
Affiliations:
University of California, Los Angeles;University of California, San Diego
Venue:
Proceedings of the 45th annual Design Automation Conference
Year:
2008

Citing 3
Cited 0

Low Cost Attacks on Tamper Resistant Devices

Proceedings of the 5th International Workshop on Security Protocols
Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Modeling and minimization of PMOS NBTI effect for robust nanometer design

Proceedings of the 43rd annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Integrated circuits with bounded lifetimes can have many business advantages. We give some simple examples of methods to enforce tunable expiration dates for chips using nanometer reliability mechanisms.