Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM

  • Authors:
  • Krishna Bharath;Ege Engin;Madhavan Swaminathan

  • Affiliations:
  • School of ECE, Georgia Institute of Technology, Atlanta, GA;School of ECE, Georgia Institute of Technology, Atlanta, GA;School of ECE, Georgia Institute of Technology, Atlanta, GA

  • Venue:
  • Proceedings of the 45th annual Design Automation Conference
  • Year:
  • 2008

Quantified Score

Hi-index 0.00

Visualization

Abstract

In the design of complex power distribution networks (PDN) with multiple power islands, it is required that the PDN represents a low impedance as seen by the digital modules. This is to reduce the simultaneous switching noise (SSN), generated due to the switching activity of digital drivers. Typically this reduction in impedance is accomplished by placing decoupling capacitors between the power and ground planes of a package or board. However, the performance of the decoupling solution is a function of capacitor selection and its placement. In this paper, an automatic capacitor placement optimization method has been proposed. This method relies on a genetic algorithm to provide a stochastic search of the design space, while employing an efficient core PDN simulator based on the multi-layer finite difference method (M-FDM). The technique has been employed to show optimized placements for split planes as well as for a realistic multi-layer server board.