Layout level timing optimization by leveraging active area dependent mobility of strained-silicon devices

Authors:
Ashutosh Chakraborty;Sean X. Shi;David Z. Pan
Affiliations:
The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2008

Citing 0
Cited 4

On stress aware active area sizing, gate sizing, and repeater insertion

Proceedings of the 2009 international symposium on Physical design
Mechanical stress aware optimization for leakage power reduction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Stress aware layout optimization leveraging active area dependent mobility enhancement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009
Stress-driven 3D-IC placement with TSV keep-out zone and regularity study

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Advanced MOSFETs such as Strained Silicon (SS) devices have emerged as critical enablers to keep Moore's law on track for sub-100nm technologies. Use of Strained Silicon devices provides performance improvement equivalent to use of next generation devices, without actually requiring scaling. Traditionally, the research in the field of SS has been focussed on device modeling and process characterization. Recently (in [1] [2]), the dependence of mobility of a SS MOSFET device on its poly-to-poly distance has been reported. In this work, we propose a new methodology to exploit this dependence to achieve cycle time reduction of a design at the layout level. To the best of our knowledge, this is the first research work to tackle timing closure by layout modifications using active area dependent mobility of SS devices. Our methodology shows consistent improvement for benchmark designs mapped onto various 90nm commercial standard cell libraries. This work enables reduction of cycle time by as much as 6.31% (and on an average 5.25%) very late in the design closure cycle without requiring any optimization iterations.